MUSIC SYNTHESIZER



SERVICE MANUAL



■ CONTENTS(目次)

SPECIFICATIONS (総合仕様)····································
PANEL LAYOUT (パネルレイアウト)
CIRCUIT BOARD LAYOUT (ユニットレイアウト)·················· 6
BLOCK DIAGRAM (ブロックダイアグラム)·················· 8
DISASSEMBLY PROCEDURE (分解手順)·······10
ASSEMBLY PRECAUTIONS (組立時の注意事項)15
LSI PIN DESCRIPTION (LSI 端子機能表)············17
IC BLOCK DIAGRAM (ICブロック図)······23
CIRCUIT BOARDS (シート基板図)·······25
ERROR MESSAGES (エラーメッセージ)············44
TEST PROGRAM (テストプログラム)48/72
MIDI DATA FORMAT (MIDI データフォーマット)······94
MIDI IMPLEMENTATION CHART111
DA DTC LIST

IMPORTANT NOTICE

This manual has been provided for the use of authorized Yamaha Retailers and their service personnel. It has been assumed that basic service procedures inherent to the industry, and more specifically Yamaha Products, are already known and understood by the users, and have therefore not been restated.

WARNING:

Failure to follow appropriate service and safety procedures when servicing this product may result in personal injury, destruction of expensive components and failure of the product to perform as specified. For these reasons, we advise all Yamaha product owners that all service required should be performed by an authorized Yamaha Retailer or the appointed service representative.

IMPORTANT: The presentation or sale of this manual to any individual or firm does not constitute authorization, certification, recognition of any applicable technical capabilities, or establish a principle-agent relationship of any form.

The data provided is believed to be accurate and applicable to the unit(s) indicated on the cover. The research, engineering, and service departments of Yamaha are continually striving to improve Yamaha products. Modifications are, therefore, inevitable and changes in specification are subject to change without notice or obligation to retrofit. Should any discrepancy appear to exist, please contact the distributor's Service Division.

WARNING:

Static discharges can destroy expensive components. Discharge any static electricity your body may have accumulated by grounding yourself to the ground buss in the unit (heavy gauge black wires connect to this buss).

IMPORTANT: Turn the unit OFF during disassembly and parts replacement. Recheck all work before you apply power to the unit.

This product uses a lithium battery for memory back-up.

WARNING: Lithium batteries are dangerous because they can be exploded by improper handling. Observe the following precautions when handling or replacing lithium batteries.

- Leave lithium battery replacement to qualified service personnel.
- Always replace with batteries of the same type.
- When installing on the PC board, solder using the connection terminals provided on the battery cells. Never solder directly to the cells. Perform the soldering as quickly as possible.
- Never reverse the battery polarities when installing.
- Do not short the batteries.
- Do not attempt to recharge these batteries.
- Do not disassemble the batteries.
- Never heat batteries or throw them into fire.

ADVARSEL!

Lithiumbatteri. Eksplosionsfare.

Udskiftning må kun foretages af en sagkyndig, og som beskrevet i servicemanualen.

SPECIFICATIONS

Realtime Convolution and Modulation (RCM) • Tone generator:

AWM2: 16 bit linear waveform data, maximum 48k Hz

sampling frequency
AFM: 6 operators, 45 algorithms, 3 feedback loops, 16 waveforms, modulation from AWM output Filter: Time variant IIR (infinite impulse response) digital filters, 2 filters for each element (maximum of 8 filters per voice)

Maximum simultaneous notes: 16 notes AWM + 16

notes AFM

Maximum simultaneous timbres: 16

Note assignment: Last note priority, DVA (dynamic

voice allocation)

Keyboard: DSP effects:

61 notes, key velocity sensitivity, channel aftertouch (reverb effect + modulation effect) × 2

Reverb effects: 40 types Modulation effects: 4 types

Tracks: 16 (15 tracks+1 pattern track) Sequencer:

Songs: 1

Resolution: 1/96 of a quarter note (for internal clock)

Maximum simultaneous notes: 32 Capacity: approximately 16,000 notes

Patterns: 99

Recording: realtime/step/punch in

Preset memory: 128 voices, 16 multis • Memory: Internal memory: 64 voices, 16 multis

Waveform memory: 2 Mwords (4 Mbytes), 112

sounds

Card slots: synthesizer data × 1, waveform data × 1 Disk: 3.5" floppy disk drive

(713K byte formatted)

• Controllers: Wheels: PITCH, MODULATION 1, MODULATION 2

Slider: OUTPUT 1, OUTPUT 2, DATA ENTRY

Knobs: LCD contrast, click volume

Dial: data entry dial

Dail: data entry dial Panel switches: MODE \times 5, EDIT/COMPARE, COPY/SAVE, EF.BYPASS, SEQUENCER \times 7, SHIFT, function \times 8, EXIT, PAGE \triangleleft \triangleright , JUMP/MARK, cursor \triangle \triangledown \triangleleft \triangleright , -1/NO, +1/YES, numeric keypad 0-9,

MEMORY × 4, BANK × 4, voice select × 16

LCD: 240 × 64 pixels (backlit) Display:

LED: red × 11, red/green × 21

Audio output: OUTPUT 1 (L/MIX, L/MONO, R/MIX R), • Terminals:

OUTPUT 2 (L, R), PHONES Controller: BREATH, FOOT VOLUME, FOOT CONTROLLER, SUSTAIN, FOOT

SWITCH

MIDI: IN, OUT, THRU
U.S. & Canadian models: 120V Power requirements:

European & Australian models: 220-240V U.S. & Canadian models: 28W

Power consumption:

European & Australian models: 28W 1046 (W) × 407 (D) × 119 (H) mm

• Dimensions: Weight:

Output level:

Headphones: -1dBm Output terminals: -10dBm Accessory:

Flopply disk (3.5 inch) × 1

Plug cover × 1


■総合仕様

源 音源形式 :RCM音源 (Realtime Convolution and Modulation) AWM2:16ビットリニア波形、サンプリング周波 数最大48kHz 1音(エレメント)につき1オクターブ 12 dBのデジタルフィルターを2個搭載 AFM:6オペレータ、45アルゴリズム、3系統 フィードバック、16波形 AWM2の出力波形による変調が可能 1音(エレメント)につき1オクターブ 12 dBのデジタルフィルターを2個搭載 フィルター :時変形デジタルフィルター×最大8/ボイ ス : 各フィルターはLPF,HPFの切り替えが でき、この組合せによりBPFやロールオ フ24dBのLPFとしても使用可能 : レゾナンス可変で発振領域までカバー 最大同時発音数 : AWM2:16音 + AFM:16音 最大同時音色数 : 16 :後着優先、DVA 発音形式 :61キー/イニシャル&チャンネルアフタ ータッチ付き ●エフェクタータイプ :(リバーブ系+モジュレーション系)×2 リバーブ系 :40タイプ モジュレーション系: 4タイプ ●シーケンサー トラック数 :16トラック(含むパターントラック1) ソング : 1 分解能 :]/96(内部クロック時) 最大同時発音数 : 32 最大記憶音数 :約16000音 パターン数 : 99 録音方式 :リアルタイム/ステップ/パンチイン ●プリセットメモリー : ボイス:128+マルチ:16 ● インターナルメモリー: ボイス:64+マルチ:16 ●波形用メモリー :2Mワード(4Mバイト) : 楽器音×92 : リズム×20 ●カードスロット : 音色パラメータ用×1 MCD64: 1バンク ※ 1バンク:64ボイス+16マルチ+ 1シ ステム :波形用× 1(512Kワード) ●3.5インチFDD : 1(フォーマット時713KB) : ピッチベンド、モジュレーション1、モ Wheel ジュレーション2 ●スライダーボリューム:アウトプットボリューム1・2、データエ ントリー ●ロータリーボリューム:LCDコントロール、クリックボリューム ●ダイヤル : データエントリー


```
●パネルスイッチ Mode: 5 Voice, Multi, Song, Pattern, Utility
                Edit: 2 Edit/Compare, Copy
         Effect bypass: 1
        Memory select: 4 Preset 1, Preset 2, Internal, Card
          Bank select : 4 A~D
          Voice select : 16\ 1\sim16
               Page: 3 Page+, Page-, Jump/Mark
            テンキー: 12 0~9, Enter, -
           Data Entry: 2 Inc, Dec
            カーソル:4 \leftarrow, \rightarrow, \uparrow, \downarrow
             Function: 10 Function 1~8, Shift, Exit
           Sequencer: 7 Run, Stop, Rec, Top, Rew, FF,
                        Auto, Locate
● L.CD
                    : 240×64Dots(バックライト付き)
● LED
                    : Red×11
                    : Red/Green×21
●音声出力
                    : 4 Output 1(L/Mix L/Mono, R/Mix
                        R), Output 2(L,R)
●ヘッドフォン
●コントローラー
                    : 6 Foot control, Foot volume, Foot
                        switch, Sustain switch, Breath
                        control
                    : 3 IN, OUT, THRU
MIDI
●ヘッドフォン出力レベル : -1dBm
●リア出力端子レベル : -10dBm
●電源電圧
                    : 100V
当書電力
                    : 20W
●寸
      法
                    : 1046(W) \times 407(D) \times 119(H) mm
●付属品
                    : デモディスク1枚
                     (3.5インチフロッピーディスク)
                    :プラグカバー 1個
```

■ PANEL LAYOUT (パネルレイアウト)


● Front Panel (フロントパネル)




● Rear Panel(リアパネル)




■ CIRCUIT BOARD LAYOUT (ユニットレイアウト)



● Wiring(配線図)



■ BLOCK DIAGRAM (ブロックダイアグラム)



■ DISASSEMBLY PROCEDURE (分解手順)


1. Bottom Cover Assembly (refer to fig. 1.)

1-1. Remove the nineteen (19) screws (A) (4.0 × 10 bonding head tapping screw), the Bottom cover assembly can be removed.

This will give you access to the DM1, DM2, PS circuit boards, Floppy disk drive unit and Wheel assembly.

1. 底板 Ass'y の外し方(図1参照)

1-1. ②のネジ19本(4×10ボンディングBタイトネジ) を外して取り外します。



(fig. 1)

2. DM1 Circuit Board (refer to fig.2)

- 2-1. Remove the Bottom cover assembly. (see procedure 1.)
- 2-2. Remove the six (6) screws B (4.0 × 10 bind head tapping screw), the DM1 circuit board can be raised.

After the connectors have been disconnected, the DM1 circuit board can be taken out of the unit completely.

3. DM2 Circuit Board (refer to fig.2)

- 3-1. Remove the Bottom cover assembly. (see procedure 1.)
- 3-2. Remove the six (6) screws © (4.0 × 10 bind head tapping screw), the DM2 circuit board can be raised.

After the connectors have been disconnected, the DM2 circuit board can be taken out of the unit completely.

4. PS Circuit Board (refer to fig. 2.)

- 4-1. Remove the Bottom cover assembly. (see procedure 1.)
- 4-2. Remove the screw (1) (4.0 × 10 bonding head tapping screw) to remove the AC panel.
- 4-3. The PS circuit board can be removed by removing the four (4) screws © (4.0 × 10 bind head tapping screw) and disconnecting the connectors.

2. DM 1 シートの外し方(図 2 参照)

- 2-1. 底板Ass'yを外します。 (1項参照)
- 2-2. \mathbb{B} のネジ 6 本 $(4 \times 10$ バインドタッピングネジ) と 束線を外して取り外します。

3. DM 2 シートの外し方(図 2 参照)

- 3-1. 底板Ass'yを外します。(1項参照)
- 3-2. ②のネジ6本 $(4 \times 10$ バインドタッピングネジ)と、 束線を外して取り外します。

4. PSシートの外し方(図2参照)

- 4-1. 底板Ass'yを外します。(1項参照)
- 4-2. ⑩のネジ1本(4×10ボンディングBタイトネジ) を外し、ACパネルを外しておきます。
- 4-3. ®のネジ4本(4×10バインドタッピングネジ)と、 束線を外して取り外します。

5. Power Transformer (refer to fig. 2.)

- 5-1. Remove the Bottom cover assembly. (see procedure 1.)
- 5-2. Remove the PS circuit board. (see procedure 4.)
- 5-3. Remove the two (2) screws (£) (4.0 × 10 bind head tapping screw) to remove the Power transformer.

6. Floppy Disk Drive Unit (refer to fig.2 and fig. 3)


- 6-1. Remove the Bottom cover assembly. (see procedure 1.)
- 6-2. Remove the three (3) screws © (4.0 × 10 bind head tapping screw) and disconnect the connectors, the Floppy disk drive unit can be taken out of the SY77 unit.
- 6-3. To remove the FDD holder from the Floppy disk drive unit, remove the four (4) screws (9) (3.0 × 6 bind head tapping screw).

5. 電源トランスの外し方(図2参照)

- 5-1. 底板Ass'yを外します。(1項参照)
- 5-2. PSシートを外します。(4項参照)
- 5-3. **®**のネジ2本(4×10バインドタッピングネジ)を 外します。

6. FDDの外し方(図2,3参照)

- 6-1. 底板Ass'yを外します。(1項参照)
- 6-2. ⑥のネジ 3 本(4×10バインドタッピングネジ) と 束線を外して、FDD Ass'y を取り外します。FDD 金具は⑪のネジ 4本(3×6バインド小ネジ) を外 して取り外します。



7. CARD Circuit Board (refer to fig. 4)

- 7-1. Remove the Bottom cover assembly. (see procedure 1.)
- 7-2. Remove the DM1 circuit board. (see procedure 2.)
- 7-3. After the three (3) screws ① (4.0 × 10 bind head tapping screw) have been removed, the CARD circuit board can be removed.

8. JKAN Circuit Board (refer to fig. 4 and fig. 5)

- 8-1. Remove the Bottom cover assembly. (see procedure 1.)
- 8-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 8-3. Remove the ten (10) screws ® (4.0 × 10 bonding head tapping screw) on the rear panel and three (3) screws © (4.0 × 10 bind head tapping screw), the JKAN circuit board can be removed.

7. CARDシートの外し方 (図 4 参照)


- 7-1. 底板Ass'yを外します。(1項参照)
- 7-2. DM1シートを外します。(2項参照)
- 7-3. ①のネジ 3本(4×10バインドタッピングネジ)と、 束線を外して取り外します。

8. JKANシートの外し方(図4,5参照)


- 8-1. 底板Ass'yを外します。(1項参照)
- 8-2. DM1シートとDM2シートを外します。

(2と3項参照)

8-3. ①のネジ3本(4×10バインドタッピングネジ)と、 リアパネル側より止めている®のネジ10本(4×10 ボンディングBタイトネジ)と、束線を外して取り 外します。



• Rear View



9. Keyboard Assembly (refer to fig. 6.)


- 9-1. Remove the Bottom cover assembly. (see procedure 1.)
- 9-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 9-3. Remove the PS circuit board. (see procedure 4.)
- 9-4. The Keyboard assembly can be removed by removing the five (5) screws ① (4.0 × 10 bind head tapping screw) and four (4) screws ⑩ (4.0 × 16 bind head tapping screw).

9. 鍵盤Ass'yの外し方(図6参照)

- 9-1. 底板Ass'yを外します。(1項参照)
- 9-2. DM 1 シートとDM 2 シートを外します。

(2と3項参照)

- 9-3. PSシートを外します。(4項参照)
- 9-4. ①のネジ5本 $(4 \times 10$ バインドタッピングネジ)と ②のネジ4本 $(4 \times 16$ バインドタッピングネジ)を 外して取り外します。



(fig. 6

10. PNAB and PNC Circuit Boards (refer to fig. 4 and fig.7)

- 10-1. Pull out the konbs on the Control panel.
- 10-2. Remove the Bottom cover assembly. (see procedure 1.)
- 10-3. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 10-4. Remove the PS circuit board. (see procedure 4.)
- 10-5. Remove the JKAN circuit board. (see procedure 8.)
- 10-6. Remove the Keyboard assembly. (see procedure 9.)

10. PNABシートとPNCシートの外し方(図4,7参照)


- 10-1. パネル表側より、スライドボリューム類のツマミ を抜きとっておきます。
- 10-2. 底板Ass'yを外します。(1項参照)
- 10-3. DM1シートとDM2シートを外します。

(2と3項参照)

- 10-4. PSシートを外します。(4項参照)
- 10-5. JKANシートを外します。(8項参照)
- 10-6. 鍵盤 Ass'yを外します。(9項参照)
- 10-7. \mathbb{N} のネジ14本(4×10 バインドタッピングネジ)を 外して、センターアングルを取り外します。

- 10-8. PNAB circuit board removal
- 10-8-1. Remove the CARD circuit board. (see procedure 6.)
- 10-8-2. Remove the three (3) screws © (4.0 × 10 bind head tapping screw) to remove the Card guide.
- 10-8-3. After the seven (7) screws (P) (4.0 × 10 bind head tapping screw) have been removed, the PNAB circuit board can be removed.
 - * The PNAB circuit board is connected to the PNC circuit board with wire harnesses.
- 10-9. PNC circuit board removal
- 10-9-1. After the eight (8) screws © (4.0 x 10 bind head tapping screw) have been removed, the PNC circuit board can be removed.


- 10-8. PNABシートの外し方
- 10-8-1. CARDシートを外します。(6項参照)
- 10-8-2. ①のネジ3本(4×10バインドタッピングネジ) を外してカードガイドを取り外します。
- 10-8-3. ②のネジ7本(4×10バインドタッピングネジ) を外せばPNABシートが外れます。
 - ※束線も一緒に外す場合は、PNCシートも外して行って下さい。
- 10-9. PNCシートの外し方
- 10-9-1. Qのネジ8本(4×10 バインドタッピングネジ) を外して取り外します。
 - ※束線も一緒に外す場合は、PNABシートも外して行って下さい。



11. LCD Circuit Board (refer to fig. 8)

- 11-1. Remove the Bottom cover assembly. (see procedure 1.)
- 11-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 11-3. Remove the PS circuit board. (see procedure 4.)
- 11-4. Remove the JKAN circuit board. (see procedure 8.)
- 11-5. Remove the Keyboard assembly. (see procedure 9.)
- 11-6. Remove the PNAB circuit board. (see procedure 10.)
- 11-7. The LCD circuit board can be removed by removing the four (4) screws ® (3.0 × 8 bind head tapping screw).

- 11. LCDシートの外し方(図8参照)
- 11-1. 底板Ass'yを外します。(1項参照)
- 11-2. DM1とDM2シートを外します。(2と3項参照)
- 11-3. PSシートを外します。(4項参照)
- 11-4. JKANシートを外します。(8項参照)
- 11-5. 鍵盤Ass'yを外します。(9項参照)
- 11-6. PNABシートを外します。(10項参照)
- 11-7. \mathbb{R} のネジ4本 $(3 \times 8$ バインドタッピングネジ)を 外せばLCDシートが外れます。




12. Wheel Assembly (refer to fig. 9)

- 12-1. Remove the Bottom cover assembly. (see procedure 1.)
- 12-2. After the six (6) screws \$ (3.0 x 8 bonding head tapping screw) have been removed, the Wheel assembly can be removed.

12. ホイールAss'yの外し方(図9参照)

- 12-1. 底板を外します。
- 12-2. ⑤のネジ 6 本 $(3 \times 8$ ボンディングB タイトネジ) と束線を外して取り外します。



(fig. 9)

13. Rotary Encoder Knob (Data Entry)

- 13-1. Remove the Bottom cover assembly. (see procedure 1.)
- 13-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 13-3. Remove the PS circuit board. (see procedure 4.)
- 13-4. Remove the JKAN circuit board. (see procedure 8.)
- 13-5. Remove the Keyboard assembly. (see procedure 9.)
- 13-6. Remove the PNC circuit board. (see procedure 10.)
- 13-7. Pull out the Rotary encoder knob on the PNC circuit board.

13. ロータリーエンコーダツマミ(データエントリー)の外し方


- 13-1. 底板Ass'yを外します。(1項参照)
- 13-2. DM1とDM2シートを外します。(2と3項参照)
- 13-3. PSシートを外します。(4項参照)
- 13-4. JKANシートを外します。(8項参照)
- 13-5. 鍵盤 Ass'yを外します。(9項参照)
- 13-6. PNCシートを外します。(10項参照)
- 13-7. PNCシートから、ロータリーエンコーダツマミを 外します。

3. PNAB Circuit Board Wire Harness

Route this wire harness as far as possible away from harness A (power supply line for the EL panel), then attach tape as shown in the figure below.

3. PNABシート束線

この束線は出来るだけ束線Aより離し、そして下図のようにテープを貼って下さい。



■LSI PIN DESCRIPTION (LSI端子機能表)

• HD6475328CP-10 <H8/532> (XG944B00) CPU (Central Processing Unit)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1 2	XTAL Vss	1	Clock Ground	43 44	P50/A8 P51/A9	0	
3 4	P10/φ P11/E	0	System clock Enable	45 46	P52/A10 P53/A11	0	
	P12/BACK	ŏ	Bus acknowledge	47	P54/A12	ŏ	[
	P13/BREQ	Ιĭ	Bus request	48	P55/A13	ŏ	
	P14/WAIT	l i l	Wait	49	P56/A14	ŏ	Address bus
8	P15/IRQO	i	Interrupt request 0	50	P57/A15	0	
.9	P16/ <u>IRQ1</u>	- 1	Interrupt request 1	51	P60/A16	0	
10	P17/T <u>MO</u>	0	8-bit timer output	52	P61/A17	0	
11 12	P20/AS	0	Address strobe Read/Write	53 54	P62/A18 P63/A19	0	
13	P21/R/W P22/DS	0	Data strobe	54 55	VCC	U	Power supply
14	P23/RD	ŏ	Read control	56	P70/TMCI		8-bit timer clock input
15	P24/WR	ŏ	Write control	57	P71/FTI1	i)
16	Vcc		Power supply	58	P72/FTI2	i	Free running timer input capture
17	MDO	1)	59	P73/FTI3/TMRI	1	(8-bit timer counter reset input)
18	MD1	1	Mode control	60	P74/FTOB1/FTCI1	O/I	Free running timer output compare B/
19	MD2	!!	[P ₂ : 3	61	P75/FT0B2/FTCI2		Free running timer counter clock
20	STBY	! !	Standby	62	P76/FT0B3/FTCI3		
21 22	RES NMI		Reset	63 64	P77/FT0A1	0	Free running timer output compare A1 Ground
23	NC NC	'	Non-maskable interrupt	65	AVss		Analog ground
24	Vss		Ground		P80/ANO	1	Arialog ground
25	P30/D0	1/0)		P81/AN1	i	
26	P31/D1	Ï/O		68	P82/AN2	i	
27	P32/D2	I/O		69	P83/AN3	İ	Port 8
28	P33/D3	I/O	Data bus		P84/AN4	1	/ Fort 6
29	P34/D4	I/O	Data bus	71	P85/AN5	Į.	
30	P35/D5	1/0		72	P86/AN6	!	1
31 32	P36/D6 P37/D7	I/O I/O		73 74	P87/AN7 AVcc	1	/ Amalan massan assumbs
33	P40/A0	0	1	75	P90/FTOA2	0	Analog power supply Free running timer output compare A2
34	P41/A1	ŏ	1	76	P91/FTOA3	ŏ	Free running timer output compare A2 Free running timer output compare A3
35	P42/A2	ŏ	[77	P92/PW1	ŏ)
36	P43/A3	ŏ		78	P93/PW2	ŏ	Pulse width
37	P44/A4	0	Address bus	79	P94/PW3	0	1
38	P45/A5	0		80	P95/TXD	0	Transmit data
39	P46/A6	0		81	P96/RXD	I	Receive data
40	P47/A7	0	!	82	P97/SCK	1/0	Serial clock
41	Vss		Ground	83	Vss		Ground
42	Vss		1	84	EXTAL		Clock

• HD63C01Y0F64 (XF148A00) CPU (SEQ.)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	Vss		Ground	33	Vcc		DC Supply (+5V)
2	XTAL	i 1	\ O1==1 (O1411=)	34	A15	0)
3	EXTAL	1 1	Clock (8MHz)	35	A14	0	
4	MPO	1	Mode program	36	A13	0	
5	MP1		, ,	37	A12	0	Address bus
6	RES	'	Reset	38	P11	0	- Address bas
7	STBY	1	Stand-by mode signal	39	P10	0	
8	NMi		Non-maskable interrupt	40	A9	0	
9	P20/TIN	1/0		41	A8	0]
10	P21/TOUT1	1/0		42	Vss		Ground
11	P22/SCLK	1/0	L	43	A7	0	
12	P23/RX	1/0	Port 2	44	A6	0	
13	P24/TX	1/0		45	A5	0	
14	P25/TOUT2			46	A4	0	Address bus
15	P26/TOUT3			47 48	A3 A2	0	
16	P27/TCLK	1/0	1	49	A2 A1	0	
17 18	P50/IRQ1	1/0 1/0	•	50	A0	ŏ	
19	P51/IRQ2	1/0		51	D7	1/0	
20	P52/MR P53/HALT	1/0		52	D6	1/0	
21	P53/HAL1	1/0	Port 5	53	D5	1/0	
22	P55/0S	1/0		54	D4	1/0	
23	P56	1/0		55	D3	1/0	Data bus
24	P57	1/0		56	D2	1/0	
25	P60	1/0	· ·	57	D1	1/0	
26	P61	i/o		58	DO	1/0	I J. '
27	P62	1/0	1.	59	BA	0	Bus available
28	P63	1/0	B C	60	LIR	0	Load instruction resistor
29	P64	1/0	Port 6	61	R/W	0	Read/Write control
30	P65	1/0		62	WR	0	·Write
31	P66	1/0	'	63	RD	0	Read
32	P67	1/0		64	. E	0	Enable

• YM3413 (XE449A00) LDSP (Digital Signal Proccesor)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	VDD		DC supply (+5V)	21	A5	0	
2	D7	1/0)	22	A6	0	
3	D6	1/0		23	A7	0	
4	D5	1/0		24	A8	0	
5	D4	1/0	Data bus	25	A9	0	
6	D3	1/0	Data ous	26	A10	0	Address bus
7	D2	1/0	 	27	A11	0	7,00,000
8	D1	1/0	[28	A12	0	
9	D0	1/0)	29	A13	0	1 *
10	SIO	1	Serial data input	30	A14	0	[]
11	SI1	1	Contai data impat	31	A15	0	
12	SYW	1	Sync pulse	32	A16	0	l) i
13	WE	0	Write enable	33	SO0	0	Serial data output
14	ŌĒ	0	Output enable	34	XCLK	l I	Clock
15	A0 .	0	1	35	IC	1	Initial Clear
16	A1	0		36	CRS	i	CD counter reset
17	A2	0	Address bus	37	CDI	1	CD input
18	A3	0		38	CDo	0	CD output
19	A4	0	[J	39	SO1	0	Serial data output
20	Vss		Ground	40	CLK	1	Clock

• YM3415 (XE450A00) LEF (Effect Processor)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1 .2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	VDD SIO SI1/TST1 SO0 SO1 XCLK CDO CDI CRS/CE WR A/D PD0 PD1 PD2 PD3 PD4 PD5		Power supply Serial data input Clock CD data output CD data input CD counter reset Write control Address/data parameter select Data bus	21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	A7 A6 A5 A4 A2 A1 A0 RAS CAS WE OE D1 D0 TST2	000000000000000000000000000000000000000	Address bus DRAM control DRAM control WE signal OE signal Data bus Internal test
18 19 20	PD6 PD7 Vss	I/O I/O	Ground	38 39 40	SYW CLK IC		Sync pulse Clock Initial clear

• YM3029 (XF237A00) AFD0 (Floating Point Converter)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1 2	DVDD LE	0	Digital power supply (+5V) Latch enable	15 16	SHA EXG	I	Sample and hold input (Channel A) } Exponent ground
3	DAB	º	Channel A/B data output	17	EXG	Ι.	,
4 5	SYW		Sync pulse Clock	18	EXI	6	Exponent input Exponent output
6	ϕ 1	Ó	Clock for DAC	20	AVSS	-	Analog power supply (-5V)
7	DGND		Digital ground	21	AVDD	١. ١	Analog power supply (+5V)
8 9	ADVV AVSS		Analog power supply (+5V) Analog power supply (-5V)	22 23	SI1 VLA0		Serial data input 1 (Channel A)
10	SHB	l i l	Sample and hold input (Channel B)	24	VLA0		Volume level select (Channel A)
11	CH4	0	Output (Channel 4)	25	SI2	ı	Serial data input 2 (Channel B)
12	CH3	0	Output (Channel 3)	26	VLB0	!!	Volume level select (Channel B)
13 14	CH2 CH1	0	Output (Channel 2) Output (Channel 1)	27 28	VLB1 4/2		Channel number select (4 or 2-channel)

• YM7102 (XG996A00) PAN (Panning Processor)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1 2 3 4 5 6 7 8 9	A0 D7 D6 D5 D4 D3 D2 D1	 /0 /0 /0 /0 /0 /0 /0	Address bus Data bus	41 42 43 44 45 46 47 48 49	L8/ACC8 L9/ACC9 L10/ACC10 L11/ACC11 L12/ACC12 L13/ACC13 L14/ACC14 L15/ACC15 R0/ACC16	000000000	L channel data
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	IN1 IN0 S12 S11 TEGSS TEGS2 TEGS1 TEGS0 NC CD0 CRS S1 S2 SYW DSPCLK MODE	000000-	Data from OPS Data from PAN (cathcade input) Test pin Control data for DSP Sync pulse for CD Signal to DSP Sync pulse for DSP Clock for DSP Output mode	50123456789012345 555556666666666666666666666666666666	R1/ACC17 R2/ACC18 R3/ACC19 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 NC	0000000000000000	R channel data
26 27 28 29 30 31 32 33 34 35 36 37 38	IC SYNC \$\phi\$ M \$\forall \text{Vss} \text{Vss} \text{Vdd} \text	0000000	(L:16bits DAC H:20bits DAC) Initial clear Sync pulse Clock Ground Power supply L channel data	66 67 68 69 70 71 72 73 74 75 76 77 78 80	TIIM TEG1 TEG0 TRD CS2 CS1 VDD CS0 A7 A6 A5 A4 A3 A2 A1		Test pin Chip select Power supply Chip select Address bus

• μPD71055C (XB361001) PPI (Programmable Peripheral Interface)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 19 19 19 19 19 19 19 19 19 19 19 19	PO3 PO2 PO1 PO0 RD CS GND A1 A2 P27 P26 P25 P24 P20 P21 P22 P23 P10 P11		Port 0 Read control Chip Select DC Supply (0V) Port address Port 2 Port B	21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40	P13 P14 P15 P16 P17 Voo D7 D6 D5 D4 D3 D1 D0 RESET P07 P06 P05 P04		Port 2 DC Supply Data bus Reset Write control Port 0

• YM7103 (XG993A00) EGM2 (Envelope Generator)

			·)1 /		
PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1 2 3 4 5 6 7 8 9	A0 D7 D6 D5 D4 D3 D2 D1 D0 NC	 /0 /0 /0 /0 /0 /0 /0	Address bus Data bus	41 42 43 44 45 46 47 48 49 50	NC KON E0 E1 E2 E3 E4 E5 E6	000000000	Key on data
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 30 31 32 33 34 34 35 36 37 38	NC TST10 TST9 TST8 TST7 TST6 TST5 TST4 TST3 TST2 TST1 TST0 ΦM0 XTAL EXTAL EXTAL EXTAL C SY0 VSS NC NC NC NC NC TEGS2 TEGS1 TEGS0	00000000000000	Clock Quartz crystal Initial clear Sync pulse Sync pulse Clock Ground Power supply Test pin	501 555 555 555 556 666 666 667 777 777 778	E E E 9 0 E 1 1 2 E 1 2 3 NC C C C C C C C C C C C C C C C C C	0000000	Test pin Power supply Chip select Address bus

• WD37C65B-JM00 (XH129A00) FDC (Flopply Disk Controller)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	RD WR CS	1	Read control	23	XT2	í	XTAL osc. in
ż	WR	i I	Write control	24	DRV	- 1	Drive type
3	CS	i I	Chip select	25	XT1	0	XTAL osc. drive
4	AO	i I	Register select	26	XT1	- 1	XTAL osc. in
5	DACK	il	DMA acknowledge	27	PCVAL	- 1	Precompensation value
ĕ	TC	il	Terminal Count	28	HS WE	0	Head select (Side select)
7	DBO	1/0)	29	WE	0	Write enable
8	DB1	I/O		30	WD	0	Write data
9	DB2	1/0		31	DIRC	0	Direction control
10	DB3	I/O	Data bus	32	STEP	0	Step pulse
11	DB4	I/O	Data bus	33	DS1	0	Drive select 1
12	DB5	I/O		34	<u>Vss</u>		Ground
13	DB6	1/0		35	DS2	0	Drive select 2
14	DB7	I/O)	36	MO1/DS3	0	Motor ON 1/Drive select 3
15	DMA	0	Direct memory access request	37	MO2/DS4	0	Motor ON 2/Drive select 4
16	IRQ	0	Interrup request	38	HDL	0	Head loaded
17	DCHGEN	- 1	Disk change enable	39	RPM/RWC	0	Revolutions per minute/Reduced write current
18	LDOR	ı	Load operations register	40	D <u>CH</u> G	!	Disk change
19	LDCR	1	Load control register	41	WP	!	Write protected
20	RST	1	Reset	42	TR00	!!	Track 00 signal
21	RDD	I	Read disk data	43	ĪDX	'	Index
22	XT2	0	XTAL osc. drive	44	Vcc		Power supply

• YM7107 (XG994A00) OPS3 (Operator)

PIN	NAME	I/O	FUNCTION	PIN	NAME	I/O	FUNCTION
NO.	IVAIVIE	1/0	FONCTION	NO.	IVAIVIE	1/0	FONCTION
1 2 3 4 5 6 7 8 9 10 1 12 3 4 5 6 7 8 9 10 1 12 3 4 5 6 7 8 9 22 23 4 5 6 7 8 22 22 22 22 22 22 22 22 22 22 22 22 2	AODD DD	- 0/00 1/00 1/00 1/00 1/00 1/00 1/00 1/0	Address bus Data bus Envelope data, Pitch envelope data, Pitch data Phase reset for phase acumulator Initial clear Sync pulse (127C127) Clock	41 423 44567 89012345678 44 44 455555555556666666666666666666666	DA8	00000000000000	D/A signal (straight binary) (MSB) Sample and hold Channel distribution Serial data (2 compl. 16bits LSB first)
29 30 31 32	Vss Vss VDD VDD		Ground Power supply	69 70 71 72	SIO SI1 NC	-	Serial data Power supply
33 34 35 36	DAO DA1 DA2 DA3	0 0 0	(LSB)	73 74 75 76	VDD CS0 CS1 CS2 A4		Chip select
37 38 39 40	DA4 DA5 DA6 DA7	0 0 0	D/A signal (straight binary)	77 78 79 80	A3 A2 A1 Vss	 	Address bus Ground

• HD637B01Y (XG950A00) CPU (PKS)


PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	Vss		Ground	33	Vcc		DC Supply (+5V)
ż	XTAL		\	34	P47	0)
3	EXTAL	i	Clock (8MHz)	35	P46	0	· ·
1 4	MPO	l i	l í .	36	P45	0	
5	MP1	l i	Mode program	37	P44	0	L p 4
ĕ	RES	l i	Reset	38	P43	0	Port 4
7	STBY	l i	Stand-by mode signal	39	P42	0	
Ιġ	NMI	i	Non-maskable interrupt	40	P41	0	
9	P20	1/0)	41	P40	0	[]
10	P21	1/0		42	Vss		Ground
111	P22	1/0		43	P17	0)
12	P23	i/o		44	P16	0	
13	P24	1/0	Port 2	45	P15	0	
14	P25	1/0	1	46	P14	0	l books
15	P26	1/0		47	P13	0	}- Port 1
16	P27	1/0	IJ	48	P12	0	
17	P50	1/0)	49	P11	0	
18	P51	i/o		50	P10	O	
19	P52	1/0		51	P37	1/0	l)
20	P53	1/0	112 -	52	P36	1/0	
21	P54	1/0	Port 5	53	P35	1/0	
22	P55	1/0		54	P34	1/0	
23	P56	1/0		55	P33	1/0	> Port 3
24	P57	1/0		56	P32	1/0	
25	P60	1/0	15	57	P31	1/0	
26	P61	1/0		58	P30	1/0	
27	P62	i/o		59	P74	0	15
28	P63	i/o	H	60	P73	ō	[]
29	P64	1/0	Port 6	61	P72	Ŏ	Port 7
30	P65	i/o		62	P71	ŏ	
31	P66	1/0	11	63	P70	١ŏ	IJ
32	P67	1/0]]	64	. E	ŏ	Enable


• YM7119 (XG995A00) M3 (AWM Tone generator & Digital Filter)


PIN NAN	/IE I/C		PIN	NAME	I/O	FUNCTION
NO. NAME 1	I/O I/O	Individual output 0 (8 channels) Individual output 1 (8 channels) MELIN input select ((1) OPZ, (1) PÅN) Stereo output (L & R) Assignable output (ch.0 & ch.4) Assignable output (ch.1 & ch.5) Assignable output (ch.2 & ch.6) Assignable output (ch.3 & ch.7) MEL formatted signal input Individual output mode select ((1) MSB first, (1) LSB first) Test pin	PIN NO. 65 666 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 91 92 93 94 95 69 7 98 91 100 101 1003 104 105 106 107 108 109	NAME WA8 WA9 WA10 WA11 WA12 WA13 WA14 NC WA15 WA16 WA17 WA18 WA20 WA21 WA20 WA21 A0 A1 A2 A3 A4 A5 D0 NC D1 D2 D3 D4 D5 D7 S/HSC1 S/HSC3 S/HEN S/HCA S/HSC3 S/HECA S/HCA S/HC	1/0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FUNCTION Wave memory address bus CPU address bus CPU data bus Sample and hold set timing 0~3 Sample and hold enable Sample and hold 0~3 Sample and hold reset A and B Initial clear Ground
28 DIIN 29 WD 30 WD 31 WD 32 WD 33 NC 34 WD 35 WD 36 WD 37 WD 38 WD 39 WD 40 NC 41 NC 42 WD1 44 NC	1	Individual input 1 (8 channels)	92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108	D3 D4 D5 D6 D7 S/HSC0 S/HSC2 S/HSC2 S/HSC3 S/HEN S/H1 S/H1 S/H2 S/HRCA S/HRCB IC Vss	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	Sample and hold set timing 0~3 Sample and hold enable Sample and hold 0~3 Sample and hold reset A and B Initial clear
45	3 1/0	Ground Power supply Wave data MSB write signal Wave data LSB write signal Output enable for wave data Odd/Even select on 2 chips mode Wave memory single/dual mode select (①: dual-2 chips mode, ①: single-1 chip mode) Wave memory address bus	109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 127 128	XTAL EXTAL NC FCLKOUT FCLKIN NC CLK3 VDD SYWIN CLKMEL NC DACLE SYWOUT SYW64 IRO CS R/W CHPIN CHPOUT KSYNC	0- 0- 0 -0 00000-	Clock Sync. signal on 2 chips mode 6.144MHz clock Power supply Sync. signal for MEL format 3.072MHz clock for MEL format Latch enable for PCM56 (DAC) Sync pulse for MEL format 6.144MHz sync. signal Interrupt request (open drain) Chip select Read/Write control EG lowest ch. detect EG lowest ch. detect Key on sync. signal from AFM

■ IC BLOCK DIAGRAM (ICブロック図)


- 74F00PC (IG063690)
 Quad 2 Input NAND
- SN74HC02N (IR000250)
 Quad 2 Input NOR
- SN74LS04N (IG027020)
- SN74HCU04N (IG142250)
- SN74HC04NSR (XD830A00)
- HD74LS05P (IG052600) Hex Inverter










- SN74ALS08N (XA876001)
 Quad 2 Input AND
- SN74HC14N (IR001450) Hex Inverter
- **74F32PC** (IG058990)
- SN74HC32N (IR003250)
- SN74ALS32N (XA055001)
- SN74LS32N (IG049850) Quad 2 Input OR








- **SN74HC74N** (IRO07450)
- SN74ALS74N (XA196A00)
 Dual D-Type Flip-Flop




	INPUTS			OUTF	UTS
PR	CLR	CLK	D	Q	Q
L	н.	x	`x	н	L
н	L	χ.	×	l L	н
Ł	L	×	x	H .	н
н	н	Ť	н	H	L
н	н	t	L	L	н
н	H	L	x	a.	đ٥


- 74F138PC (IG120090)
- SN74ALS138N (IG149600)
- **SN74HC138N** (IR013850) 3 to 8 Demultiplexer










- SN74ALS245AN (IG149900)
- TC74HC245P (IR024500)
- SN74LS245 (IG044600)
 Octal 3-State Bus Transceiver
- SN74HC273N (IR027350) Octal D-Type Flip-Flop
- SN74HC367N (IR036750) Hex 3-State Bus Buffer










- HD74LS670P (IG115300)
 4-4 Register Files (3-States)
- TC74HC4052AP (IR405200) Differential 4-Channel Multiplexer/Demultiplexer
- TC4093BP (IG043300)
 Quad 2-Input NAND Schmitt Trigger








- PCM56P (XB637001)
 Digital Analog Converter
- M5238P (XA013001)
- RC4558D-V (IG001390)
- NJM4556 (IG042500)
 Dual Operational Amplifier





ERROR MESSAGES

MIDI		
Display	Error Message	
MIDI buffer full!	When the SY77 attempted to receive or transmit a large amount of MIDI data, its handling capacity was exceeded.	
MIDI data error !	An error occurred when receiving MIDI data.	
MIDI checksum err!	An error occurred when receiving bulk data.	
Data empty !	There is no data to transmit.	
Bulk rejected; song exist!	Since the selected song number already exists in sequencer memory, the sequence data (bulk) was not received. Select an unused song.	
Song memory full!	When receiving sequence data (bulk), the internal memory capacity was exceeded, and not all the data was received.	
Device number is off!	Since the device number is off, bulk data cannot be transmitted or received.	
Device number mismatch !	Since the device numbers did not match, the bulk data was not received.	
Bulk canceled by EXIT!	While receiving bulk data, EXIT was pressed to abort the operation.	
Bulk protected !	Since the bulk protect is on, the bulk data was not received.	

Data card		
Display	Error Message	
Data card not ready!	The data card is not correctly inserted into the slot.	
Card protected !	Since the memory protect switch of the card is on, data cannot be saved to the card.	
Illegal formalt!	The card is the wrong format.	
Verify error !	The data was not correctly saved.	

Wave card		
Display Error Message		
Wave card not ready!	The wave card is not correctly inserted into the slot.	
Different wave card (ID =) !	The wave card which is inserted is not the one used by the voice or multi.	
ID Number mismatch !	A multi includes voices which use two or more wave.	

Disk		
Display	Error Message	
Disk not ready !	The disk is not correctly inserted into the disk drive.	
Illegal change !	During the backup operation, the original and back up disks were inserted in the wrong order.	
Illegal disk !	The data in the disk is faulty.	
Bad disk !	The disk is faulty.	
File not found !	The file was not found.	
Write protected !	The disk is write protected.	
Disk full !	There is no more memory available on the disk.	
Directory full !	The directory area on the disk is full, and new files cannot be created.	
Media type error !	The disk is the wrong type.	
Illegal file!	The file is not for the SY77.	
Sequencer memory full !	The sequencer memory is full.	

Sequencer and display		
Display	Error Message	
Please stop sequencer!	The sequencer cannot play during disk or card loading or saving or during bulk data transmission.	
Illegal time !	You attempted to execute the Get Pattern operation, but the time signature was incorrect.	
Range is exceeded !	The parameter you specified in an edit job is beyond the valid range.	
Data not Found!	When you executed the Search Part operation in Chain Pattern, the specified data was not found.	
Illegal input !	You attempted to enter an invalid data value in Edit Insert mode.	
Internal buffer full !	More sequence data was played back than could be sounded.	

Battery		
Display	Error Message	
Change internal battery !	The internal backup battery needs to be replaced.	
Change card battery !	The card backup battery needs to be replaced.	

Other		
Display Error Message		
Use bank D !	4 element voices can be stored (or copied) only to bank D.	
Please stop sequencer !	Please stop the sequencer and try the operation once again.	
Illegal mark !	You attempted to mark a display which does not allow marking.	
Use bank A-C!	The voice must be stored in bank A, B, or C.	

■エラーメッセージ

MIDI関係			
ディスプレイ表示	メッセージの内容		
MIDI buffer full!	一度に多量のMIDIデータが送受信されたため、送受信ができません。データ量を 減らしてください。		
MIDI data error !	MIDIデータを受信した際、異常がありました。		
MIDI checksum err!	バルクデータの受信の際、異常がありました。		
Data empty!	シーケンスデータ(バルク)を送信しようとしましたが、データが内部にありません。		
Bulk rejected; song exists!	現在選ばれているソング番号に、すでに別のデータが入っているため、シーケンスデータ(バルク)を受信できません。		
Bulk canceled by EXIT!	シーケンスバルクデータ受信中にEXITが押されたので、データの受信を中止しま した。シーケンスデータはクリアされた状態となります。		
Song memory full!	シーケンスデータ(バルク)を受信した際、内部メモリーが一杯になってしまい、 データを全て受信できません。		
Bulk protected !	バルクプロテクトがオンになっているため、バルクデータの受信ができません。		
Device number is off!	デバイスナンバーがオフになっているため、バルクデータの送受信ができません。		
Device number mismatch!	デバイスナンバーのチャンネルが一致していないため、バルクデータの受信ができません。		

データカード関係		
ディスプレイ表示	メッセージの内容	
Data Card not ready!	カードが本体に正しくセットされていません。	
Card protected!	カード自体のプロテクトスイッチがオンになっているため、データのセーブおよ びオートストアができません。	
Illegal format!	カードのフォーマットが違います。	
Verify error!	カードのセーブが正しく行われていません。	

ウェイブカード関係		
ディスプレイ表示 メッセージの内容		
Wave card not ready!	ウェイブカードが本体に正しくセットされていません。	
Different wave card (ID=) !	プレイしようとしているボイスで使用されるべきウェイブフォームは、現在カー ドスロットにセットされているものと異なるウェイブフォームカードのものです。	
ID Number mismatch!	同時には、1つのウェイブフォームカードしか使用できないにも関わらず、マルチを構成する各々のボイスが必要とするウェイブフォームカードが異なるため、正常に発音しません。	

	ディスク関係
ディスプレイ表示	メッセージの内容
Disk not ready!	ディスクが本体に正しくセットされていません。
Illegal change!	バックアップ作業中に、新旧のディスクの順番を間違って挿入しました。
Illegal disk!	ディスク内のデータ不良です。
Bad disk!	ディスク不良です。
File not found!	ファイルが見つかりません。
Write protected!	ディスクがプロテクトされています。
Disk full!	ディスクのメモリーが一杯です。
Directory full!	ディレクトリのエリアが一杯で、ファイルが作れません。
Media type error !	ディスクの種類が違います。
Illegal file!	本機用のファイルではありません。
Sequencer memory full!	シーケンス用の内部メモリーが一杯です。

シーケンサー関係						
ディスプレイ表示	メッセージの内容					
Please stop sequencer!	ディスク、カードとのロード、セーブあるいは、バルクトランスミットなどは、 シーケンサーがプレイされているときに実行することはできません。					
Illegal time !	ゲットパターンを実行しようとしたが、設定されている拍子が異なっています。					
Range is exceeded!	エディットジョブで指定したパラメータは設定できる範囲を超えています。					
Data not Found!	チェインパターンでサーチパートを実行したが、目的のデータはありませんでした。					
Illegal input!	エディットのインサートモードで入力しようとしたデータの値が正しくありません。					
Internal buffer full!	シーケンサーを再生している時、シーケンスデータが多くて全てを発音すること ができません。					

電池関係					
ディスプレイ表示	メッセージの内容				
Change internal battery!	本体内のバックアップバッテリーが寿命です。				
Change card battery!	カードのバックアップバッテリーが寿命です。				

その他					
ディスプレイ表示	メッセージの内容				
Use bank D!	4エレメントタイプのボイスは、バンクDにしかストアできません。 Disk 1 Voice loadの時、セーブ時にバンクDにあったボイスは、バンクDにしか ロードできません。				
Use bank A-C!	Disk 1 Voice loadの時、セーブ時にバンクA-Cにあったボイスは、バンクA-Cにしかロードできません。				
Illegal mark!	現在の画面には、マークすることはできません。				

■ TEST PROGRAM

VERSION DISPLAY MODE

In order to verify the ROM versions of the SY77, you may want to initiate the Version Display Mode. To initiate this mode press and hold the [Voice], the [INTERNAL], and the [1] switches then the versions of the MAIN ROM and SEQUENCE (SEQ) ROM will be displayed. Press [EXIT] to return to the main program.

A. HOW TO ENTER THE TEST PROGRAM

Turn on the power switch of the SY77 and wait until the LCD has initialized and displays a normal operating mode message. While pressing the [VOICE] switch, press and hold the [BANK D] switch then the [8] switch. The SY77 will run the INITIAL TEST routine (refer to the INITIAL TEST section for details) and indicate that you have entered the Test Program by displaying the following message.

*** SY77 TEST Ver #. ## *** Please Select

Main ROM: Version #. # 1989-10-77

SEQ. ROM: Version #. # 1989-10-77

[-1]: AUTO [+1]: MANUAL

[COPY]: Fact. set [EXIT]: Exit

Use the [-1], [+1], [COPY], or [EXIT] panel switches to select the appropriate test mode. If you press [-1], the auto test mode will be initiated. If you press [+1], the MANUAL test mode will be initiated. If you press [COPY], the SY77 will execute Test 48, "48. Factory settings", and then automatically exit the test mode and return to play mode (refer to Test 48 for details).

If you press [EXIT], you will exit the test mode and return to the play mode. The MANUAL mode is the preferred method of running the test program because it allows you to select or jump to any test and execute it. AUTO mode automatically executes each test in a fixed order. Some of the tests in the AUTO mode are automatically executed due to the nature of the test. In the AUTO mode simply press the [+1] switch to exit and automatically execute the next test or press [EXIT] to abort the test, then press [+1] to automatically execute the next test.

B. PROCEEDING THROUGH THE TESTS

(**MOST OF THESE FUNCTIONS MAINLY PERTAIN TO THE MANUAL TEST MODE**) When you enter the test program, the following display will appear.

*** SY77 TEST Ver #. # *** MODE : MANUAL

* 01 : ROM CHECK
02 : RAM Read/Write
03 : SEQENCER ROM
04 : SEQENCER RAM
05 : RAM Battery

Use the [+1], [-1], [ENTER], [COPY], [PAGE+], [PAGE-], [EXIT], or the numeric key pad, or the rotary encoder to move through the various tests of the test program.

Pressing: [+1] will execute the test which follows the current test.

[-1] will execute the test which precedes the current test.

[ENTER] will execute the currently selected test.

[PAGE+] will select the test which follows the current test and displays the test items. [PAGE-] will select the test which precedes the current test and displays the test items. [EXIT] will execute Test 49, "49. EXIT" (refer to Test 49 for details).

The numeric keys 0 through 9 of the entry pad can be used to enter a two-digit number to directly select a test. Simply enter the number and then press the [ENTER] switch. For example, if you would like to select TEST 6, press [0], [6] then press the [ENTER] switch.

TEST SELECTION WHEN AN ERROR IS DETECTED

In each of the following tests listed below, if an NG (No Good) error is detected, the following operations of the test will make the SY77 wait for the entry of a test number. You can then retry the test or perform another test. If you press [EXIT], the SY77 will wait for the entry of a test number.

	9.	Panel switc	nes	
1	2.	Modulation	wheel 2	

10. Pitch bend 13. Data entry 11. Modulation wheel 1

15. Keyboard

16. Aftertouch

14. Rotary encoder 17. MIDI IN/OUT/THRU

18. Card insert

20. Card protect switch

25. Disk eiect

22. Wave card insert

26. Breath controller

27. Foot volume

28. Foot controller

29. Sustain switch

47. Jacks all off

30. Foot switch

INITIAL TEST

The following tests will be performed automatically when the test program is initiated.

- A. Read/write check for the SRAM (IC130) work area of the DM1 circuit board.
- B. Checks the interrupt levels of both M3 ICs (IC205 & IC228) of the DM2 circuit board.

DISPLAY OF TEST RESULTS

If each test checks OK then the Test program proceeds to the Test Program entry display. If Test A is NG the RAM WORK AREA may be at fault and the display will indicate:

** IC130(RAM) ERROR, TEST ABOARTED **

If Test B is NG then the error may be related to one of the M3 IC's IRQ levels. The display will indicate the error by showing the following message:

* M3 IRQ CHECK ERROR, TEST ABOARTED *

EXITING THE TEST

This test automatically proceeds to the Test Program entry display if the items under test are OK. If an error message occurs turn the power off and then on again to exit the test. However, a RAM ERROR may not allow the SY77 to function normally.

TEST PROGRAM TEST 1-49 (MANUAL MODE OPERATION)

1. TEST 1: SYSTEM ROM TEST

* 01; ROM CHECK

Performs a read test on the ROM for the following addresses.

IC123:80000h-8000Fh

IC124: A0000h - A000Fh

IC125: C0000h-C000Fh

IC126: E0000h -- E000Fh

(This test checks only 16 bytes.)

DISPLAY OF TEST RESULTS

O K 4:1C126 * 01: ROM CHECK OK (the number of the last-tested IC) or * 01: ROM CHECK n:ICxxx НG NG (where n = ROM # and xxx = IC #)

TEST END

Ends after displaying the results.

2. TEST 2: SYSTEM RAM TEST

* 02: RAM Read/Write

Performs a read/write test of RAM on the following addresses.


IC127:40000h-47FFFh

IC128: 48000h - 4FFFFh

IC129: 50000h - 57FFFh

IC130: 58000h - 5FFFFh (Only 1024 bytes)

DISPLAY OF TEST RESULTS



TEST END


Ends after displaying the results. All RAM data is preserved.

3. TEST 3: SEQUENCER ROM TEST

* 03: SEQENCER ROM

Performs a read test on the ROM (IC151) of DM1 circuit board.

DISPLAY OF TEST RESULTS



TEST END

Ends after displaying the results.

4. TEST 4: SEQUENCER RAM TEST

* 04: SEQENCER RAM

Performs a RAM read/write test on all addresses of IC153 (RAM 1), IC158 (RAM 2) and IC159 (RAM 3).

DISPLAY OF TEST RESULTS

ОК	* 04: SEQENCER RAM 123	ок
NG	* 04: SEQENCER RAM 1x3	NG

(e.g. if RAM 2 is NG, an x will mark out the RAM 2 number indicating that it is no good.)

TEST END

Ends after displaying the results. All RAM data is preserved.

5. TEST 5: RAM BACKUP BATTERY TEST

* 05: RAM Battery

This test checks that the voltage of the RAM backup battery is greater than 2.8V and less than 4.1V.

DISPLAY OF TEST RESULTS

OK	* 05: RAM Battery	3.2 V		OK
NG	* 05: RAM Battery	#.#Y	Low	NG
	≠ 05: RAM Battery	#.#Y	High	NG

TEST END

Ends after displaying the test results.

6. TEST 6: LCD-ALL DOTS "ON" TEST

Check that all dots of the LCD change to black (ON).

DISPLAY OF TEST RESULTS

First, the display indicates "* 06 LCD All On", then all dots of the LCD change to black (ON).

TEST END

Press [EXIT] to end the test. The display shown below will appear and the SY77 will wait for you to enter a test number.

7. TEST 7: LCD-ALL DOTS "OFF" TEST

Check that all dots change to white (OFF).

DISPLAY OF TEST RESULTS

First, the display indicates "* 06 LCD All OFF", then all dots of the LCD change to white (OFF).

TEST END

Press [EXIT] to end the test. The display shown below will appear and the SY77 will wait for you to enter a test number.

8. TEST 8: LED ON/OFF TEST


* 08: LED Check

Check that each red LED blinks once in succession from the left end of the unit (refer to the diagram shown below) and then verify that all red LEDs blink together. Next, check that each green LED blinks once, and then all green LEDs blink together. The currently blinking LEDs will be displayed in the LCD as follows.

* 08: LED Check REC RED On

(e.g. The red RECORD LED is blinking)

Check that all LEDs blink. (21 of the 32 LEDs are dual-color red/green LEDs)



Note: (⊚) indicates a dual-color LED.

() indicates a single-color LED.

TEST END

Press [EXIT] to end the test. The SY77 will then be waiting for the entry of a test number.

9. TEST 9: PANEL SWITCH TEST


* 09: Panel Switch

Press the panel switches consecutively from the [VOICE] switch to switch [16], according to the order indicated by the LCD display.

* 09: Panel Switch Push REC

(e.g. When checking [RECORD])

The switch pressing order is displayed in the diagram below. If the switch is OK, a beep will sound and you should proceed to test the next switch. If the wrong switch is pressed an unexpected code is sent from the PKS CPU, and the error message NG will be displayed and no sound will be heard. At this time, if the correct switch is pressed then the proper code is received. You will then be able to proceed to test the next switch. The display will indicate OK, if all switches are good.



DISPLAY OF TEST RESULTS

TEST END

When switch [16] is pressed, OK is displayed and the test will end. During the test, if NG is detected, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

10. TEST 10: PITCH BEND WHEEL TEST

*	10:	Pitch	Bend	50	99	

According to the target value displayed on the LCD, slowly move the pitch bend wheel. Check that the value changes from 50 to 99 then to 00 and back to 50 (in other words, center to top then to bottom and back to center).

*	10:	Pitch	Bend	ХX	уу	

(where xx = current pitch bend value and yy = next target value)

DISPLAY OF TEST RESULTS

ОК	*	10:	Pitch	Bend	5 0	50	OK
NG	*	10:	Pitch	Bend	хx	Center	NG

(If the pitch bend value at the beginning or end of the test is not center, then xx indicates the pitch bend value when NG was detected).

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

11. TEST 11: MODULATION WHEEL 1 TEST

According to the target value displayed on the LCD, slowly move modulation wheel 1. Check that the value changes from $00 \rightarrow 20 \rightarrow 80 \rightarrow 99$ then back down to $80 \rightarrow 20 \rightarrow 00$ (in other words, from bottom to top the back to the bottom).

*	!	11:	Modulation	WHI	хх	уу
1	t.	11:	Modulation	WH1	хх	y y - z z

(where xx = current value of modulation wheel 1, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

OK	*	11;	Modulation	W111	00	00	0 K
	-						

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

12. TEST 12: MODULATION WHEEL 2 TEST

* 12: Modulation WII2 50 99

Before beginning this test, move modulation wheel 2 to the center position. According to the target value displayed on the LCD, slowly move modulation wheel 2. Check that the value changes from 50 to 99 then to 00 and back to 50 (in other words, from center to top then to bottom and back to center).

*	12:	Modulation	W112	хх	у у	
*	12:	Modulation	WH2	хх	y y - z z	

(where xx = current value of modulation wheel 2, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

13. TEST 13: DATA ENTRY SLIDER TEST

* 13: Data Entry 00 20-80

According to the target value displayed on the LCD, slowly move the data entry slider. Check that the value changes from $00 \rightarrow 20 \rightarrow 80 \rightarrow 99$ and the back down to $80 \rightarrow 20 \rightarrow 00$ (in other words, from the bottom to the top and back down to the bottom).

*	13:	Data	Entry	ХX	уу
*	13:	Data	Entry	хх	y y – z z

(where xx = current value of data entry, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

14. TEST 14: ROTARY ENCODER (DATA ENTRY WHEEL) TEST

*	14:	R-Encoder	Right	00	

Rotate the rotary encoder (data entry wheel) to the right as indicated by the LCD display. Check that the value on the LCD changes from Right 00→Left 00→Left 01 (in other words, first rotate to the right then to the left).

*	14:	R-Encoder	Right	хх
*	14:	R-Encoder	Left	хх

(where xx = current value)

DISPLAY OF TEST RESULTS

OK * 14: R-Encoder Left 01 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

15. TEST 15: KEYBOARD TEST

* 15: Keyboard Check

Play a scale on the keyboard from C1 to C6 with a steady and even touch.

* 15: Keyboard Check Push C1

(e.g. in the case of C1)

If the key switch is ok, the note will sound and you should proceed to play the next key. If you play the wrong key this will produce an unexpected code to the PKS CPU and Err will be displayed. As a result the sound of that note will not be heard. However, if the right key is played following the playing of the wrong key, then correct code is received and the note for that key will sound. You can then proceed to play the next key. If all key switches are good then OK will be displayed on the LCD.

DISPLAY OF TEST RESULTS

TEST END

When you play the C6 key and OK is displayed, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

16. TEST 16: AFTERTOUCH TEST

* 16: After Touch 00 20-80

According to the target value displayed on the LCD, press a key on the keyboard. Check that the value changes from $00\rightarrow20\rightarrow80\rightarrow99$ and back down to $80\rightarrow20\rightarrow00$ (in other words, apply light pressure and increase pressure to a heavier touch then decrease back to a light touch).

±	16:	After	Touch	хx	уу
_	10.	After	Tauah	ХX	y y - z z

(where xx = the current aftertouch value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

OK * 16: After Touch 00 00 0K

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

17. TEST 17: MIDI TEST

* 17: MIDI (1/0/T)

After connecting the MIDI IN to the MIDI OUT via a MIDI cable, execute the test. The following message will appear on the LCD.

* 17: MIDI (1/0/T) Tx:yy Rx:zz

TEST END

When you press [EXIT] the test will end and the SY77 will wait for a test number to be entered. If an NG error occurs, because unexpected data was received, the test will end at that point. If an NG error occurs because no data was received within a certain time, the test will continue until [EXIT] is pressed.

18. TEST 18: DATA CARD INSERT TEST

 ★ 18: D-Card Insert

Insert a RAM card (MCD64) into the DATA card slot and execute the test. Check that when you remove and insert the card back into the slot, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

OK * 18: D-Card Insert 1 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

19. TEST 19: DATA CARDS READ/WRITE TEST

* 19: D-Card R/Write

This performs a read/write test on the following addresses of the RAM cards.

CARD 1: 20000h - 27FFFh

CARD 2: 28000h - 2FFFFh

Insert a RAM cards with the memory protect turned off and execute the test.

DISPLAY OF TEST RESULTS

ок	*	19:	D-Card	R/Write	CARD	:	12	OK
NG	*	19:	D-Card	R/Write	CARD	:	х	NG
	(e.a.	if C	ARD 2 is	s No Good)			

TEST END

After displaying the results, the test will end. All card data is preserved.

20. TEST 20: DATA CARD PROTECT SWITCH TEST

* 20: D-Card Protect 0

Use a RAM card to check that the card protect switch status is being read. Check that when the switch is set from "protect off" to "protect on", the number on the display changes from 0 to 1 and that the OK result is also displayed.

DISPLAY OF TEST RESULTS

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

21. TEST 21: RAM BACKUP BATTERY TEST

* 21: D-Card Battery

This test checks that the voltage of the RAM card backup battery.

DISPLAY OF TEST RESULTS

TEST END

Ends after displaying the test results.

22. TEST 22: WAVEFORM CARD INSERT TEST

* 22: W-Card Insert 0

Check that when a waveform card is inserted into the slot, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

23. TEST 23: WAVEFORM CARD READ TEST

* 23: W-Card Read

This test is utilized by the factory and it is not intented for field service use.

24. TEST 24: DISK READ/WRITE TEST

* 24: Disk Read/Write

Use a blank disk to test the disk format. This test will write and read two types of data. Testing is performed on the following tracks.

SIDE 0: TRACK 40 (sector 4) - TRACK 00 (sector 1) - TRACK 79 (sector 9) SIDE 1: TRACK 40 (sector 4) - TRACK 00 (sector 1) - TRACK 79 (sector 9)

Insert a blank disk with the write protect off and execute the test.

DISPLAY OF TEST RESULTS

(where x = side or head number, yy = track or cylinder number, and nnnnn: condition at time of error)

TEST END

After displaying the results, the test will end.

25. TEST 25: DISK EJECT TEST

* 25: Disk Eject 0

Insert a blank disk and execute the test. Check that when the eject button is pressed and the disk is removed, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

OK * 25: Disk Eject 1 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

26. TEST 26: BREATH CONTROLLER TEST

* 26: Breath Control 99 00

Connect a breath controller and blow into it. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, off to strong and back to off).

* 26: Breath Control xx yy-zz

(where xx = current breath control value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

27. TEST 27: FOOT VOLUME TEST

* 27: Foot Volume 00 20-80

Connect a foot controller and operate it throughout its range. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 95 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, starting from the raised position then to the lowered position and back to the raised position).

* 27: Foot Volume xx yy-zz

(where xx = current foot volume value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

(where xx = foot volume value at end of test)

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

28. TEST 28: FOOT CONTROLLER TEST

* 28: Foot Control 00 20-80

Connect a foot controller and operate it throughout its range. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 95 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, starting from the raised position then to the lowered position and back to the raised position).

* 28: Foot Control xx yy-zz

(where xx = current foot controller value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

(where xx = foot controller value at end of test)

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

29. TEST 29: SUSTAIN SWITCH TEST

* 29: Sustain i

Connect a sustain switch and press it on and off. Check that the number on the display changes from 1 to 0 then back to 1 and verify that the OK result is displayed.

DISPLAY OF TEST RESULTS

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

30. TEST 30: FOOT SWITCH TEST

* 30: Foot Switch 1

Connect a foot switch and press it on and off. Check that the number on the display changes from 1 to 0 then back to 1 and verify that the OK result is displayed.

DISPLAY OF TEST RESULTS

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

31. TEST 31: 1 kHz FM SOUND OUTPUT (OUTPUT L1) TEST

* 31: 1KHz to L1-> L1

Check that the correct signal is output from OUTPUT L1 and PHONES (L) jacks.

The signal route is as follows:

The digital representation of the 1 kHz signal is output from SO0 terminal (channel 0) of OPS3 IC (IC251) to INDV1 terminal (channel 13) of the M3 IC (IC228). From the INDV1 terminal of the M3 IC, the signal sent to the IN1 terminal of the PAN(2) IC (IC230). From the PAN(2) IC, the signal is output from the S1 and S2 terminals. The signal is then sent to the MIX1 inputs of the MIX3 ICs (IC242 and IC243). Now the signal is sent out of the MIX3 ICs via the MXD terminals which feeds the signal to the SI1 and SI2 inputs of the AFDO (FLOATING POINT CONVERTER) IC. The AFDO and the DAC work together to produce the analog that is output from the CH1 (Channel 1) terminal. The signal goes to the analog circuits and is output from the OUTPUT L1 jack. It should be noted that the active low FMSEL signal must be at a 0 volt or LOW logic level in order to output this signal.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using a frequency counter, oscilloscope, AC voltmeter (with 12.47 kHz filter) and distortion meter. The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

* 31: 1KHz to L1-> L1 Output On

Listed below are the specifications and conditions of each output during this test.

OUTPUT L1: 1kHz ± 1.5Hz, sine wave, distortion 0.2%, -1.0dB ± 2dB (10k ohm load)

OUTPUT L2 : less than -70dBOUTPUT R1 : less than -70dBOUTPUT R2 : less than -70dB

PHONES (L): 1kHz, sine wave, distortion 0.2% or less, +5.0dB ± 2dB (150 ohm load)

PHONES (R) : less than -60dB

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 31: 1KHz to L1-> L1 Output Off

32. TEST 32: 1kHz FM SOUND OUTPUT (OUTPUT R1) TEST

* 32: 1KHz to R1-> R1

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT R1 and the PHONES (R) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH2 (Channel 2) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

* 32: 1KHz to R1-> R1 Output On

Listed below are the specifications and conditions of each output during this test.

OUTPUT R1 : $1kHz \pm 1.5Hz$, sine wave, distortion 0.2%, $-1.0dB \pm 2dB$ (10k ohm load)

OUTPUT R2: less than -70dB OUTPUT L1: less than -70dB OUTPUT L2: less than -70dB PHONES (L): less than -60dB

PHONES (R): 1kHz, sine wave, distortion 0.2% or less, +5.0dB ± 2dB (150 ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 32: 1KHz to R1-> R1 Output Off

33. TEST 33: 1kHz FM SOUND OUTPUT (OUTPUT L2) TEST

* 33: 1KHz to L2-> L2

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT L2 and the PHONES (L) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH3 (Channel 3) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

* 33: 1KHz to L2-> L2 Output On

Listed below are the specifications and conditions of the output during this test.

OUTPUT L2: 1kHz±1.5Hz, sine wave, distortion 0.2%, -1.0dB±2dB (10k ohm load)

OUTPUT L1 : less than - 70dB OUTPUT R1 : less than - 70dB OUTPUT R2 : less than - 70dB

PHONES (L): 1kHz, sine wave, distortion 0.2% or less, +5.0dB±2dB (150 ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 33: 1KHz to L2-> L2 Output Off

34. TEST 34: 1kHz FM SOUND OUTPUT (OUTPUT R2) TEST

* 34: IKHz to R2-> R2

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT R2 and the PHONES (R) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH4 (Channel 4) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer

to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

```
* 34: 1KHz to R2-> R2 Output On
```

Listed below are the specifications and conditions of each output during this test.

OUTPUT R2: 1kHz±1.5Hz, sine wave, distortion 0.2%, -1.0dB±2dB (10k ohm load)

OUTPUT R1: less than -70dB OUTPUT L1: less than -70dB OUTPUT L2: less than -70dB

PHONES (R): 1kHz, sine wave, distortion 0.2% or less, +5.0dB±2dB (150 ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

```
* 34: IKHz to R2-> R2 Output Off
```

35. TEST 35: 1kHz FM SOUND OUTPUT (OUTPUT L2 OUTPUT L1) TEST

ITEMS TO CHECK

Check that when the plug connected to OUTPUT L2 is pulled out, the signal being output from OUTPUT L2 is now output from OUTPUT L1. The basic signal route is the same as it was for TEST 33.

Insert the appropriate 1/4" phone plug into OUTPUT L1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

```
* 35: 1KHz to L2-> L1 Output On
```

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, -1.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 35: 1KHz to L2-> L1 Output Off

36. TEST 36: 1kHz FM SOUND OUTPUT (OUTPUT R2 OUTPUT R1) TEST

* 36: 1KHz to R2-> R1

ITEMS TO CHECK

Check that when the plug connected to OUTPUT R2 is pulled out, the signal being output from OUTPUT R2 is now output from OUTPUT R1. The basic signal route is the same as it was for TEST 34.

Insert the appropriate 1/4" phone plug into OUTPUT R1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

* 36: 1KHz to R2-> R1 Output Off

The specifications for this test are as follows:

OUTPUT R1: 1kHz, sine wave, -1.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 36: 1KHz to R2-> R1 Output Off

37. TEST 37: 1kHz FM SOUND OUTPUT (OUTPUT R1→OUTPUT L1) TEST

* 37: 1KHz to R1-> L1

ITEMS TO CHECK

Check that when the plug connected to OUTPUT R1 is pulled out, the signal being output from OUTPUT R1 is now output from OUTPUT L1. The basic signal route is the same as it was for TEST 32.

Insert the appropriate 1/4" phone plug into OUTPUT L1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

* 37: 1KHz to R1-> L1 Output On

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, -1.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 37: 1KHz to R1-> L1 Output Off

38. TEST 38: 1kHz FM SOUND OUTPUT (EFFECT 0→OUTPUT L1) TEST

* 38: Effect_0 to L1

ITEMS TO CHECK

The basic signal route is the same as it was for TEST 31 except that the signal is sent out of CH1 through CH4 (Channels 1-4). In other words, a signal is output to OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2. With no $1/4^{\prime\prime}$ phone plugs inserted, the signals from these outputs will all be sent to OUTPUT L1.

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31).

The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

* 38: Effect_0 to L1 Output On

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +11.0dB±2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 38: Effect_0 to L1 Output Off

39. TEST 39: 1kHz FM SOUND OUTPUT (EFFECT 1→OUTPUT L1) TEST

* 39: Effect_1 to L1

There are two signal paths for this test. The basic signal path is the same as it was for TEST 31 except for the following:

SIGNAL PATH 1

The signal from the PAN IC is input to pin 2 (SIO terminal) of the LEF (1) IC (IC232) via pin 9 of IC254. The signal is then output from pin 4 (SOO terminal) of the LEF (1) IC to pin 10 (SIO terminal) of the LDSP (1) IC (IC236).

The LDSP(1) IC outputs the signal via pin 33 (SO0 terminal) to pin 2 (MIX2 terminal) of MIX3 (1) IC (IC242). This ultimately produces signal output from OUTPUT L1 and OUTPUT R1.

SIGNAL PATH 2

The signal from the PAN IC is input to pin 2 (SI0 terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 4 (SO0 terminal) of the LEF (2) IC to pin 10 (SI0 terminal) of the LDSP (2) IC (IC237). The LDSP (2) IC outputs the signal via pin 33 (SO0 terminal) to pin 2 (MIX2 terminal) of MIX3 (2) IC (IC243). This ultimately produces signal output from OUTPUT L2 and OUTPUT R2.

It should be noted that the LEF ICs use their associated DRAM ICs and the LDSP ICs use their associated PSRAM to process the signals for this test.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test.

While sounding, the LCD will display the following message:

* 39: Effect_1 to l1 Output On

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +11.0dB±2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 39: Effect_1 to L1 Output Off

40. TEST 40: 1kHz FM SOUND OUTPUT (EFFECT 2→OUTPUT L1) TEST

* 40: Effect-2 to L1

There are two signal paths for this test. The basic signal path is the same as it was for TEST 31 except for the following:

SIGNAL PATH 1

The signal from the PAN IC is input to pin 2 (SIO terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 4 (SOO terminal) of the LEF (2) IC to pin 11 (SI1 terminal) of the LDSP (1) IC (IC236). The LDSP (1) IC outputs the signal via pin 33 (SOO terminal) to pin

11 (SI1 terminal) of the LDSP (2) IC (IC237). From the LDSP (2) IC, pin 33 (SO0 terminal), the signal is output to pin 3 (MIX3 terminal) of MIX3 (1) IC (IC242). This ultimately produces signal output from OUTPUT L1 and OUTPUT R1.

SIGNAL PATH 2

The signal from the PAN IC is input to pin 2 (SI0 terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 5 (SO1 terminal) of the LEF (2) IC to pin 4 (MIX4 terminal) of MIX3 (2) IC (IC243). This ultimately produces signal output from OUTPUT L2 and OUTPUT R2. It should be noted that the LEF ICs use their associated DRAM ICs and the LDSP ICs use their associated PSRAM to process the signals for this test.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +10.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

41. TEST 41: AWM (M3) SOUND OUTPUT TEST

* 41: PCM Check

SIGNAL PATH

This outputs the sound which is stored in addresses 012000h – 01FFFFh of WAVE ROM. The data stored at these addresses is retrieved by the M3(A) IC (IC205) and output via pin 1 (INDV0 terminal, channel 0). The signal from pin 1 is then output to pin 11 (IN0 terminal) of the PAN(1) IC (IC229). The PAN (1) IC outputs the signal from pins 21 and 22 (S1 and S2 terminals, respectively) and sends the signal to pins 12 and 13 (SI2 and SI1 terminals, respectively) of the PAN (2) IC (IC230). The PAN (2) IC outputs the signal from pins 21 and 22 (S1 and S2 terminals, respectively) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT R2.

ITEMS TO CHECK

Confirm that a AWM signal is being sent to OUTPUT L1 using an amplifier and speaker to monitor the signal. The AWM signal is not a steady tone. While this signal is sounding, the LCD will display the following message:

* 41: PCM Check Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 41: PCM Check Output Off

42. TEST 42: FM SOUND OUTPUT THROUGH M3 IC (AWM) TEST

* 42: FM Thru M3(PCM)

SIGNAL PATH

A sine wave which is frequency swept by the EGM2 (1) IC will cause signals to be alternately output from OUTPUT L1, OUTPUT R1, OUTPUT L2 and OUTPUT R2 in a two channel pair sequence. The FMSEL signal to the EGM2 (1) and OPS3 (1) must be at a 1 or HIGH logic level for this test. The appropriate data from EGM2 (1) IC (IC226) is sent to the OPS3 (1) IC (IC227) in order to produce the sound. The OPS3 (1) IC outputs the signals from pins 54 and 55 (SO0, channel 1 and SO1, channel 9) via IC252 (pins 3 and 6) to pins 27 and 28 (terminals DIINO and DIIN1) of the M3 (A) IC (IC205). The M3 (A) IC outputs the signals from pins 1 and 2 (INDV0, channel 5 and INDV1, channel 6) to pins 10 and 11 (IN1 and IN0 terminals) of the PAN (1) IC (IC229). The PAN (1) IC sends the signals out from pins 21 and 22 (S1 and S2 terminals) to pins 12 and 13 (SI2 and SI1 terminals) of the PAN (2) IC (IC230). The PAN (2) IC outputs the signals from pins 21 and 22 (S1 and S2 terminals) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT R2.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. The volume control must be set at comfortable listening level for this test. While sounding, the LCD will display the following message.

* 42: FM Thru M3(PCM) Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 42: FM Thru M3(PCM) Output Off

43. TEST 43: FM SOUND OUTPUT THROUGH M3 IC (DIGITAL FILTER) TEST

* 43: FM Thru M3(FM)

SIGNAL PATH

A sine wave which is frequency swept by the EGM2 (2) IC will cause signals to be alternately output from OUTPUT L1, OUTPUT R1, OUTPUT L2 and OUTPUT R2 in a two channel pair sequence. The FMSEL signal to the EGM2 (2) and OPS3 (2) must be at a 0 or LOW logic level for this test. The appropriate data from EGM2 (2) IC (IC250) is sent to the OPS3 (2) IC (IC251) in order to produce the sound. The OPS3 (2) IC outputs the signals from pins 54 and 55 (SO0, channel 0 and SO1, channel 8) via IC252 (pins 3 and 6) to pins 27 and 28 (terminals DIINO and DIIN1) of the M3 (B) IC (IC228). The M3 (B) IC outputs the signals from pins 1 and 2 (INDV0, channel 14 and INDV1, channel 15) to pins 10 and 11 (IN1 and IN0 terminals) of the PAN (2) IC (IC230). The PAN (2) IC sends the signals out from pins 21 and 22 (S1 and S2 terminals) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT L2, OUTPUT R2.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. The volume control must be set at a comfortable listening level for this test. While sounding, the LCD will display the following message.

* 43: FM Thru M3(FM) Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

43: FM Thru N3(FM) Output Off

44. TEST 44: FM SOUND OUTPUT FEEDBACK THROUGH M3 IC TEST

* 44: Feedback FM->M3

The basic signal path is the same as it was for TEST 42 except for the following: The frequency swept sine wave produced by the EGM2 (1) and OPS3 (1) will be fed back from the M3 (A) IC to the OPS3 (1) IC. As in TEST 42, the output signals will occur alternately in a two channel pair sequence. For this test, the signals from pins 1 and 2 (INDV0 and INDV1 terminals) of M3 (A) IC (IC205) will be fed back to pins 69 and 70 (SI0 and SI1 terminals) of OPS3 (1) IC (IC227).

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. It should be noted that due to the feedback condition of this test there may be a slight amount of distortion present in the output signal. The volume control must be set at a comfortable listening level for this test. While sounding, the LCD will display the following message:

* 44: Feedback FM->M3 Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 44: Feedback FN Output Off

45. TEST 45: HIGH CLICK SOUND TEST

* 45: Click High

ITEMS TO CHECK

Check that a high click signal is properly output from OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2. Make sure that the click volume control is set to maximum. While sounding, the LCD will display the following message:

* 45: Click High Click On

Verify that the high click signal is sent to each output by using an amplifier and speaker to monitor signal. Insert the appropriate 1/4" phone plugs into OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2 and observe the output waveform with an oscilloscope. Check that the output waveform is a rounded square wave with an approximate peak-to-peak voltage of 500mV.

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

+ 45: Click High Click Off

46. TEST 46: LOW CLICK SOUND TEST

* 46: Click Low

ITEMS TO CHECK

Check that a low click signal is properly output from OUTPUT L1. Make sure that the click volume control is set to maximum. While sounding, the LCD will display the following message:

Verify that the low click signal is sent to OUTPUT L1 by using an amplifier and speaker to monitor signal. Insert the appropriate 1/4" phone plugs into OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2 and observe the output waveform with an oscilloscope. Check that the output waveform is a rounded square wave with an approximate peak-to-peak voltage of 500mV.

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

47. TEST 47: JACKS ALL OFF TEST

* 47: Jack All Off

Connect the Sustain and Foot Switch pedals to the appropriate jacks. With nothing connected to the Foot Volume, Foot Controller, and Breath controller jacks, check that the following display appears.

Then while pressing the foot switches connected to the Sustain and Foot Switch jacks, remove the pedal plugs, and check that the display shows "OK".

DISPLAY OF TEST RESULTS

OK	* 4	7: Ja	ick Al	1101		OK
NG	* 4	7: Ja	ck Al	1 0 f f	FV	NG
	lo a i	f the	foot w	duma i	ack is NG)	

TEST END

The result is displayed and the test will end.

48. TEST 48: FACTORY SET TEST

* 48: Factory Set

This test is used to initialize the data listed below to the factory settings:

Synthesizer system data 64-internal voice data 16-internal multi data Sequencer setup data When this test is executed, the following display will appear.

* 48: Factory Set [NO] or [YES] ?

If you press [YES], the factory preset data will be restored. If you press [NO], they will not be restored.

DISPLAY OF TEST RESULTS

If factory settings are restored.

If not restored there will be no change in the display as shown below.

* 48: Factory Set [NO] or [YES] 7

TEST END

The LCD displays the results, the factory preset data will be restored, and the test will then end. After the factory preset data has been restored, the system data will be as follows:

 Note Shift
 +0

 Fine Turning
 +0

 Fixed Velocity
 off

 Velocity Curve
 0 (normal)

 Assignable Foot Switch
 65

 Assignable Wheel
 13

 Edit Confirm
 on

 Kbd Trans Ch
 1

 Voice Recv Ch
 omn

 Local on/off
 on

 Note on/off
 all

 Device Number
 all

 Bulk Protect
 on

 Program Change
 normal

"Create YOUR sound!"
" ...I'm ready"

P1 ~P32 = P1 ~P32

I 1 = P62 (Far East)
I 2 = P63 (Blue)

* SEQUENCER

record quantize
record typeover sync0(internal) receiveKBD
filter velocity
accent 1 value

49. TEST 49: EXIT TEST PROGRAM

* 49: Exit

When this is executed, the following display will appear.

* 49: Exit

[NO] or [YES] ?

To exit the test program mode, press the [YES] switch. To remain in the test program mode press the [NO] switch. This will cause the SY77 to wait for the entry of a test number.

DISPLAY OF TEST RESULTS

If test mode is not exited.

* 49: Exit

[NO] or [YES] ?

MUSIC SYNTHESIZER



Notes DESTINATION ABBREVIATIONS

- J : Japanese model
- U: U.S. model
- C : Canadian model
- X : General model
- M: South African model
- H: North European model
- A: Australian model
- E : European model
- D: West German model
- B : British model
- I : Indonesian model


■ELECTRICAL PARTS(電気部品)

Ref.		CALIANIS (EXIDE	.,			
No.	Part No.	Description		部品名	Remarks	ラン
	VH799000	Circuit Board	DM1	DM1シート		1
		Circuit Board	DM2	DM2シート		
i		Circuit Board	PNAB	PNABシート		1
- 1		Circuit Board	PNC	PNCシート		1
1	NY808420	Circuit Board	JKAN	JKANシート		1
		Circuit Board	CARD	CARD>		-
		Circuit Board		CARDS	1,	١.,
	NA100720	Circuit Board	MK	M K シート P C シート		0.9
	NN109720	Circuit Board	P.C.	PCS-F		07
	VH799600	Circuit Board	PS	PSシート	J	
	VII799700	Circuit Board	PS	PSシート	U.C	_
	V11799800	Circuit Board	PS	PSシート	11, D, A, B	
	VII799000	Circuit Board	DM1	DM1シート		
i	IG001390		RC4558D-V	IC	OP AMP.	03
- 1	IG116200		PST518B-2	lič	SYSTEM RESET	0.4
	IG063690	IC	74F00PC	ic	NAND	0.4
- 1	IR000250		SN74HCO2N	ič	NOR	0.3
- 1	IG027020		SN74LS04N	îč	INVERTER	04
- 1	IG142250		SN74HCUO4N	ič	INVERTER	l ŏi
- 1	XC723001		SN74HCU04NSR	ič	INV. S/#PZ1001-	
	XA876001		SN74ALSO8N	I C	AND	0.3
- 1	IR001450			IC		
1	16058990		SN74HC14N	1 0	INVERTER	0.5
- 1	1R003250		74F32PC	IC	OR OR	04
i	XA055001		SN74HC32N	IC	OR	03
			SN74ALS32N	J. C.	OR	0.3
- 1	IR007450		SN74HC74N	1 C	D-FF	0.4
l	XA196A00		SN74ALS74N	IC	F F	02
- 1	IG120090		74F138PC	I C	3-8DECODER	00
I	IG149600		SN74ALS138N	I C	DECODER	0/
	_IR013850		SN74HC138N	I C	3-8DECODER	0.
- 1	IG149900		SN74A1,S245AN	I C	BUS TRANSCEIVER	0
- 1	IR024500		TC74HC245P	I.C.	BUS BUFFER	07
- 1	IG115300	1C	HD74LS670P	I C	REGISTER FILE	0
	1R405200	IC	TC74HC4052AP	I C	DEMULTIPLEXER	0:
	XF148A00	IC	HD63C01Y0F64P	I C	SEQ. CPU	0
	XG944B00	IC	HD6475328CP-10	I C	MAIN CPU 118/532	
	XG950B00	IC	HD637B01Y	J Č	CPU-PKS	1
	XB361001		μ PD71055C	i c	PPI	0
	XH129A00		WD37C65B-JM00	íč	FDĈ	1
- 1	XF876A00		LII5164D-10L	î Ĉ	SRAM 64K	O 8
	XF863A00		μ PD43256AC-12L	i č	SRAM 256K	13
	XG708A00		HM62256LP-12	ič	SRAM 256K	18
	XG960A00		TC55257BPL-10	İČ	SRAM 256K	13
	XC628A00		TC51832PL-10	1 C	PSRAM 256K	0
	XII 1 1 6 A 0 0					
	XII 1 1 8 B 0 0		HM65256BLP-10	1 C	PSRAM 256K	0.9
	XH119B00		101AV100 12nsec	I C	EPROM V1.00	İ
- 1	VII 1 1 9 9 0 0	10	101BV100	I C	EPROM V1.00	ł
	XH120B00	IC .	120nsec 101CV100	I C	EPROM V1.00	l
	XII 1 2 0 0 0 0	10	120nsec	1 (,	Brkom VI.VV	
	XII121B00	IC	101DV100	I C	EPROM V1.00	T
- 1	XH122B00	IC	120nsec 101EV100	I C	EPROM V1.00	İ
		10	120nsec	10	PLKOM AT'AA	
	IA101521	Transistor	2SA1015 Y	トランジスタ		0
	IC181520	Transistor	2SC1815 Y	トランジスタ		0
	IF003450		188133	ダイオード		0
- 1		Zener Diode	RD3.0ESB1 3V	ツェナーダイオード		0
- 1		Electrolytic Cap.	470 µ 16V M	ケミコン		
		Tantalum Capacitor				0
			4.7 μ 16 V M 0.1 μ 25 V Z	タンタルコン		0
		Semiconductive Cera. Cap. Metal Film Resistor		半導体セラコン		0
- 1	17004650	Resistor Array	10KΩ 1/6W F	金属被膜抵抗		0
- 1		Resistor Array	RMLSGJ103	抵抗アレイ 抵抗アレイ		0
- 1		Resistor Array	RMLS4J103	114 111 アレイ		0
		Resistor Array	RGLD8X103J	抵抗アレイ		0
			RGLD8X153J	抵抗アレイ		0
		Resistor Array Resistor Array	RGLD8X223J	抵抗アレイ		0
			RMLS6-221J	抵抗アレイ		0
ŀ		EMI Filter	LS MT Y223NB	LCフィルターEMI		0
		Quartz Crystal Unit	AT-49 12MHz	水品振動子		0
l		Quartz Crystal Unit	AT-49 20MHz	水品振動于	a / b / 4	0
		Quartz Crystal Unit	DOC-492 16MHz	水晶振動子	S/# PY1001-2220	
	V 1573400	Quartz Crystal Unit	AT-49 16MHz	水晶振動子	S/# PZ1001-	0
	VE338400	Lithium Battery	SONY/CR2032	リチュウム電池		ļo
	VII930600	Angle Bracket,Earth		アース金具		0
		Circuit Board	DH2	DM2シート		
	VH799100					×
		1 C	SN74HCOANSP	1 C	INVERTER	10
	XD830A00 IG049850		SN74HCO4NSR SN74LS32N	1 C	INVERTER OR	0

Ref. No.	Part No.	Description		部品名	Remarks	ランク
	IR013950 IG044600	1C 1C	SN74HC139N SN74LS245	I C	2-4DECODER TRANSCEIVER	05 08
	IG149900	IC .	SN74LS245AN	I C	BUS TRANSCEIVER	
ĺ	IR024550		SN74HC245N	ič	TRANSCEIVER	06
	1R027350	TC	SN74HC273N	I.C.	D-FF OCTAL	0.5
	IR036750		SN7411C367N	I C	BUS DRIVER MIX3	06
	IG156010 XE449A00	IC IC	YM3413	IC	LDSP	10
	XE450A00		YH3415	ič	LEF	12
*			YM7102	IC	PAN	10
*	XG993A00 XG994A00	IC IC	YM7103 YM7107	I C	EGM2 OPS3	13
*	XG995A00	IC	YM7119	IC	M3	18
	XD281A00	ĬČ	LM2464-12	ič	DRAM 256K	08
	XC628A00	IC	TC51832PL-10	I C	PSRAM 256K	09
4	XH116A00	1C 1C	HM65256BLP-10	I C	PSRAM 256K	09
str str	XH024B00 XH025B00	IC .	NH62304BPH28 NH62304BPH29	I C I C	ROM-A 4M ROM-B 4M	16
	XH026B00		NH62304BPH30	I Č	ROM-C 4M	16
*	XH027B00		NH62304BPH31	I C	ROM-D 4M	16
*			NH62304BPH32	I C	ROM-E 4M	16
* *	XH029B00 XH030B00		NH62304BPH33 NH62304BPH34	I C I C	RON-F 4M RON-G 4M	16
*	XH031B00		NH62304BPH35	İČ	ROM-H 4M	16
L	VC694800	Semiconductive Cera. Cap.	0.1 µ 25 V Z	半導体セラコン		01
		Resistor Array	RGLD4X103J	抵抗アレイ		01
1		Resistor Array EMI Filter	RGLD8X103J	抵抗アレイ		01
*		Quartz Crystal Unit	LS MT Y223NB AT-49 6.144MHz	L C フィルター E M I 水 晶 振 動 子		03
*		Angle Bracket, Earth	11 45 0.1441112	アース金具		Ŏ1
	VH700200	Circuit Board	PNAB	P N A B シート	7	
"		Transistor	2SA1015 Y	トランジスタ		0.3
	VG197400		GL3HD18 RE	LÉD	UTI, BYPASS, RECO	
	VG197600		GL3ED8 RE+GR	2色LED	MODE, RUN (5pcs)	01
		Slide Pot. Push Switch	A10K × 2	二連スライドボリウム	VOL. (OUTPUT1,2) (25pcs)	
*		LED Spacer	SOA-111HS × 8	ブッシュスイッチ LEDスペーサー	LED1-6	01
*		LED Spacer	× 4	LEDXX-+-	LED7,8	01
*		Circuit Board	PNC	PNCシート		
	IR027350		SN74HC273N	IC	D-FF OCTAL	0.5
	IF003450 VG197400		188133 GL3ND18 RE	ダ イ オ ー ド L E D	MEMORY, BANK (8pc	01
	VG197600		GL3ED8 RE+GR	2色LED	Voice sel.1-16	01
	VC694800	Semiconductive Cera. Cap	0.1 µ 25 V Z	半導体セラコン		01
		Slide Pot.	Blok EWA-NFOC	スライドボリウム	DATA ENTRY	03
		Rotary Switch Push Switch	EC24B30D S0A-111HS	ロータリースイッチ プッシュスイッチ	Data entry Dial (45pcs)	01
*		LED Spacer	× 8	LEDXX-+-	(40)(3)	02
	NX808420	Circuit Board	JKAN	JKANシート		
7	IG001390		RC4558D-V	IC	OP AMP.	03
	IG042500		NJM4556	IC	OP AMP.	04
	XA013001	IC	M5238P	I C	OP AMP.	0.4
	IG130500		NJM79L05	I C	REGULATOR -5V	03
	XC349001 1G043300	IC IC	μ PC78L05J TC4093BP	I C	REGULATOR +5V.	02
	IG052600		HD74LS05P	lič	INVERTER	03
	XB637001		PCM56P	ič	DA CONVERTER	0.9
	XF237100		YM3029	T C	AFDO	09
		Photo Coupler	6N137	フォトカプラ		05
		Transistor Transistor	2SA1115 E.F 2SC945A PA	トランジスタ トランジスタ		03
		Transistor	2SC2603 E,F	トランジスタ		03
	IC287820	Transistor	2SC2878 A,B	トランジスタ		03
	IF003450	Diode	1\$\$133	ダイオード		01
		Semiconductive Cera. Cap. DC/AC Inverter Transformer	0.1μ 25V Z D32-49	半導体セラコン D C / A C インバータトランス		01
	VB835000		20 µ H FL5R200QN	コイル .		01
	VD048800	Variable Resistor	Alok EVU-E	ロータリーポリウム	CLICK VOLUME	02
*		Variable Resistor	B1K EVU-E2A	ロータリーボリウム	CONTRAST	02
		Phone Jack Phone Jack	HLJ0521 STEREO	ホーンジャックホーンジャック	PHONES OUTPUT1/1+2(R)	02
		Phone Jack	HSJ0912 ST-Mini		BREATH	02
		Phone Jack	HLJ4306 MONO.	ポーンジャック	F.SW,SUS,OUT1(. 02
	VE742200	Phone Jack	HLJ4306 STEREO	ホーンジャック	F. VOLUME, F. CONT	Γ 02
*		Phone Jack	ILJ4306 STEREO	ホーンジャック	OUTPUT2(L/R)	02
	1.8500520	DIN Jack	5P TCS4650	DINジャック	MIDI(IN,OUT,TH	03


		*. 6 * .				
Ref. No.	Part No.	Description	-	部品名	Remarks	ランク
*		Angle Bracket-H, Jack Angle Bracket-M, Jack		JKアングル (H) JKアングル (M)	JK1-10(OUT-BRE JK12-14(MIDI)	03 02
*	VC694800 VF821100	Circuit Board Semiconductive Cera. Cap. Connector, IC Card Connector, IC Card	CARD 0.1 u 25 V Z 38 P 50 P	C A R D シート 半導体セラコン I C カード用コネクタ I C カード用コネクタ	DATA WAVEFORM	01 06
		Circuit Board Diode	MK 1SS133	M K シート ダイオード		09 01
	IG001390 IC232040 IF000040	Transistor Diode	PC RC4558D-V 2SC2320 F 1S1555	P C シート I C トランジスタ ダイオード	OP AMP	07 03 03 01
Tr.	HT370250 HT370260	Zener Diode Trimmer Potentiometer Trimmer Potentiometer	05AZ5.1Y 5.1V B50K 3P B100K 3P	ツェナーダイオード 半固定抵抗 半固定抵抗	Offset adjust Gain adjust	01 02 02
中中中	VH799700 VH799800 IG136200 XD340001 XD342001 IF990300 VD488400	IC IC Diode Stack Diode Stack	PS PS SC-3052V AN78H12F AN79H12F S5VB2O 3.5A200V RDFO4H 1A 400V	ダイオードスタック	J -U, C HI, D, A, B +5V 2A REGULATOR +12V REGULATOR -12V	06 03 03 08 02
***	U1949100 U1949220	Zener Diode Electrolytic Cap. Electrolytic Cap. Electrolytic Cap.	MTZ13C 13V 1000 μ 25V 2200 μ 25V 10000 μ 16V	ツェナーダイオード ケミコン ケミコン ケミコン		01 02 03
	F1383220 F1383470 F1494100	Ceramic Cap. Ceramic Cap. Ceramic Cap. Semiconductive Cera. Cap.	2200P 400V 4700P 400V 0.01 \(\mu \) 400V 0.1 \(\mu \) 25V Z	規格認定コン 規格認定コン 規格認定コン 単 導体セラコン	H, D, A, B	01 01 01 01 01
	VF576000 KB000310 KB000330 KB000360	Push Switch Fuse Fuse Fuse	ESB-8236V JUCS T 500mA 250V T 1A 250V T 3A 250V	プッシュスイッチ ヒューズ ヒューズ ヒューズ	POWER J J J	03 01 01 01
	KB001150 KB001060 KB002650 KB000710 KB000760	Fuse Fuse Fuse Fuse	T 500mA 250V T 1A 250V T 3A 250V T 500mA 250V T 3.15A 250V	ヒュュス スズズズズズ ヒヒヒュュー ヒヒュュブ	U, C U, C U, C H, D, A, B II, D, A, B	02 02 03 02 02
	IL000680 E1030106	Fuse Holder Insulation Sheet Bind Head Tapping Screw	T 1A 250V PC-FN1 BFG-20 3.0 × 10 ZMC2Y	ヒューズホルダー 放熱シート ハ*イント*タッヒ°ンク*ネシ*	H,D,A,B (5pcs)	02 01 01 01
	VE469300	Floppy Disk Drive Unit Variable Resistor	D357B 3.5inch	F D ドライブユニット ロータリーボリウム	PITCH BEND	26 03
*		Variable Resistor Variable Resistor	10K K161100S 10K RK1631110	ロータリーボリウム ロータリーボリウム	MODULATION 1 MODULATION 2	03
	VF931200 VD279200		DMF-5005N	液晶ディスプレイ	·	28
	VD279400 VD279500 VD280400 VD279700	AC Cord AC Cord AC Cord AC Cord AC Cord AC Cord	10A 2.5m 10A 2.5m 2.5A 2.5m 2.5A 2.5m 7.5A 2.5m 6A 2.5m	電源コード 電源コード 電源コード 電源コード 電源コード	U C H, D A B	06 07 06 06 08
\$6 000 \$7	XG621A00	Power Transformer Power Transformer Power Transformer		電源トランス 電源トランス 電源トランス	J U,C H,D,A,B	10
	-					
			-	,		
<u> </u>	Parte (###				= \A : lanan o	

■ OVERALL ASSEMBLY (総組立)




Ref.	Part No.	Description		部品名	Remarks	ラン
1	VH809100	Control Panel		コントロールパネル		25
2	VB774000	Knob Escutcheon, Slide Volume		ツマミ	VOLUME, D.ENTRY	
4	VH810200	Dust Proof Cloth-2		スライト*ボリュームエスカッション 防 塵 ク ロ ス(2)		02
5	VH812800	Card Guide	ex cost a cost	カードガイド		06
6	NX808430	Circuit Board	CARD	CARDシート		-
7	VH811500	Function Keys	SHIFT, F1-8, EXIT	ファンクションキー		03
8	V1250800	Rotary Knob	(ロータリーツマミ	Data entry Dial	
9	VH810400		(×8)	ノ プ A (8 連)	(4pcs)	02
11	V 1524400 V 1524500		(×3) 7,8,9 (×3) 4,5,6	<u>ノプB(3連)</u> ノプC(3連)	VWX.YZ'.‡& NNO,PQR,STU	02
12	V I 524600		$(\times 3)$ 1,2,3	ノ プ D (3 連)	DEF.GHI.JKL	02
13	V I 524700		(× 3) 0,-,ENTER	ファ E (3 連)	ABC,/.,SPACE	02
14	V I 524300		(× 3)	ノ プ G(3 連)	, , JUMP/MARK	
15	V1534600		(×3) ↑ (center	ノプH(3連)	-1/NO+1/YES	
16 17	V 1537200 VH810500		$(\times 3) \leftarrow , \downarrow , \rightarrow$	ノブ I (3 連)	100455	03
18	VH810600		(× 4) (× 3)	│ ノ プ J(4 連) ノ プ K(3 連)	, ,LOCATE, RECORD,STOP,RUN	01
19		LCD Filter	(^3)	保護板	KECUKD, SIOP, KUN	06
20	VII811400	Escutcheon, LCD		LCDエスカッション		0.5
21	VF931200	LCD	DKF-5005N	液晶ディスプレイ		28
22	VH799200	Circuit Board	PNAB	P N A B シート		
23		Dust Proof Cloth-1	DVG	防 磨 ク ロ ス (1)		01
24 25		Circuit Board	PNC	PNCシート		۱.,
26	NX808420	Sheild Sheet Circuit Board	JKAN	<u>シールドシート</u> JKANシート		0.3
27	VH810700	Angle Bracket	Center	ロセンターアングル		08
28	VH809500	End Block	Left	拍子木(左)		09
29		Side Board	Left	側 板 (左)		04
30	VII809700	Shield Plate	Left	シールド板(左)		07
31	V 1625800	Wheel Assembly	D057D 0 51 1	ポイールΛss'y		١
33	VH 8 1 3000	Floppy Disk Drive Unit Angle Bracket, FDD	D357B 3.5inch	F D ドライプユニット		26
34	V 1572100	Keyboard Assembly	FS C61	F D D 金 具 鍵 盤 A ss'y		36
35	VH809200	End Block	Right	拍子木(右)		07
36	VII809600	Shield Cover	Right	シールド板(右)	****	05
37	VH809800	Side Board	Right	侧 板(右)		04
38 39	VH810900	Angle Bracket-L, Earth		アースアングル(L)		05
10	YG620400	Angle Bracket-S, Earth Power Transformer		アースアングル(S)		01
40	XG621A00	Power Transformer		電源トランス	U.C	
40	XG622A00	Power Transformer		電源トランス	H,D,A,B	10
41	VD279200	AC Cord	7A 2.5m	電源コード	J	04
41	VD279400	AC Cord	10A 2.5m	電源コード	U .	06
41	VD279500		10A 2.5m	電源コード	C	07
41	VD280400 VD279700		2.5A 2.5m 7.5A 2.5m	電源コード 電源コード	H, D	06
41	VII890400		6A 2.5m	電源コード	A B	06
42		Cord Strain Relief	SR-6N-4	コードストッパー	Ü	02
42	CB806850	Cord Strain Relief	SR-6N3-4	コードストッパー	č	02
42	CB072750	Cord Strain Relief	SR-4N-4	コードストッパー	H,D,B	01
42		Cord Strain Relief	SR-5N-4	コードストッパー	Ą	01
43	VH812600 VI319500			A C パネル	J	02
43	V I 319500			ACパネル ACパネル	U C	02
43	VI319700	AC Panel		ACMAN	H, D, A, B	02
44	CB825380	Push Button		ブッシュボタン	POWER	01
45	V11799600	Circuit Board	PS	PSシート	J .	١,
45		Circuit Board	PS	PSシート	U,C	
45		Circuit Board	PS	P S シート	H,D,A,B	
47	VII799100	Insulation Sheet, AD Circuit Board	DM2	A D 絶 縁 シート D M 2 シート	C	02
18		Circuit Board	DM1	DMIシート		
49	V1648000	Bottom Cover Assembly		底板 A ss'y		15
49-1	VC999400	Foot	205Y4179	ゴム足		0
50		Bind Head Screw	3.0×6.FCM3BL	パインド小ネジ		0
51 52		Bind Head Tapping Screw Bind Head Tapping Screw	3.0 × 8 FCM3BL	A ** イント ** タッヒ ** ンク ** ネシ **	4	0 1
53		Bind Head Tapping Screw	4.0 × 10 FCM3BL 4.0 × 16 FCM3BL	^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^		01
54		Bonding Tapping Screw	3.0×8 FCM3BL	n		01
55	V1491300	Bonding Tapping Screw	4.0×10 FCM3BL	ホーンテーイング・タッヒ・ング・ネジー		01
56		Toothed Lock Washer	A φ 3.0 FCM3BL	歯付庭金内歯形		01
		* ACCESSORIES		※ 付属品		
	XIIO62AOO		Demo. disk-B	古込済みFD(B)	-J ·	0.6
		Floppy Disk	3.5inch 1M	フロッヒ°ーテ゛ィスク	U.C.H.D.A.B	"
		Plug Cover	200X300	プラグカバー		

■ KEYBOARD ASSEMBLY (鍵盤Ass'y)



	Ref. No.	Part No.	Description		部品名	Remarks	ランク
*		V 1572100	Keyboard Assembly	FS C61	鍵盤 Ass'y		36
1	1	NB107600	Black Key Assembly		黒鍵 Ass'y		03
- 1	2	NB107540	White Key Assembly	C,F	白雞 Ass'y		03
	2		White Key Assembly	D	白銀 Ass'y		03
- 1			White Key Assembly	B,E	白鍵 Ass'y		03
- [White Key Assembly	G	白鍵 Ass'y		03
- 1			White Key Assembly	l A	白鍵 Ass'y		03
1			White Key Assembly	C'	白雞 Ass'y		03
	3	AA055430	Key Spring		鍵パネ		02
- 1	4	CB045760	Stopper		ストッパー		02
	5	EZ000460		#00374 4.0×5	スペーサー		01
- 1	6	NA109720	Circuit Board	PC	PCシート		07
- 1	7	PB000470	PC Sensor	(L)	PCセンサー		16
- 1	8		Key Switch Unit	FS	MKスイッチユニット		19
- 1	8-1	NA115670	Circuit Board	MK	MKシート		09
- 1	8-2	NB107120	Key Switch Assembly	12Q FS	スイッチ Ass'y		08
}	8 - 3		Key Switch Assembly	13K FS	スイッチ Ass'y		08
- 1	9	CC030570		821×6×3 VH	フェルト(白)		03
	10		Bind Head Screw	3.0×10 FCM3BL	パインド小ネジ		01
1	11 .	ED330166	Bind Head Screw	3.0×16 FCM3BL	パインド小ネジ		01

■ WHEEL ASSEMBLY (ホイールAss'y)



Ref. No.	Part No.	Description		部品名	Remarks	ランク
‡ 1 2 3 4 5 6 7 8	VE469300 WS412160 VI666700 VF536800 EW600110 VC792800 VF537400	Wheel Ring Spring	10K RK1241110 10K K161100S 10K RK1631110 \$\phi\$ 12.0	ホイータタンル ローータタンル ロークタンル ローケック ング アントル アンル アンル アンル オイール オイール オイール オイール オイール	PITCH BEND MODULATION 1 MODULATION 2 PITCH BEND PITCH BEND	03 03 03 01 01 01 02 02